
AD1816A
–2–
REV. A
PRODUCT OVE RVIE W
T he AD1816A SoundPort Controller is a single chip Plug and
Play multimedia audio subsystem for concurrently processing
multiple digital streams of 16-bit stereo audio in personal com-
puters. T he AD1816A maintains full legacy compatibility with
applications written for SoundBlaster Pro and AdLib, while ser-
vicing Microsoft PC 97 application requirements. T he AD1816A
includes an internal OPL3 compatible music synthesizer, Phat
Stereo circuitry for phase expanding the analog stereo output,
an MPU-401 UART , joystick interface with a built-in timer, a
DSP serial port and two I
2
S serial ports. T he AD1816A on-chip
Plug and Play routine provides configuration services for all in-
tegrated logical devices. Using an external E
2
PROM allows the
AD1816A to decode up to two additional external user-defined
logical devices such as modem and CD-ROM.
FEAT URES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
PRODUCT OVERVIEW . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
SPECIFICAT IONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
PIN CONFIGURAT ION . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
PIN FUNCT ION DESCRIPT IONS . . . . . . . . . . . . . . . . . 11
HOST INT ERFACE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
REFERENCES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
SERIAL INT ERFACES . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
ISA INT ERFACE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
AD1816A Chip Registers . . . . . . . . . . . . . . . . . . . . . . . . . 21
AD1816A Plug and Play Device Configuration Registers . . 22
Sound System Direct Registers . . . . . . . . . . . . . . . . . . . . . 23
Sound System Indirect Registers . . . . . . . . . . . . . . . . . . . 29
SB Pro; AdLib Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 38
MPU-401 Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Game Port Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
APPENDIX A.
PLUG AND PLAY INT ERNAL ROM . . . . . . . . . . . . . . 40
PLUG AND PLAY K EY AND “ALT ERNAT E K EY”
SEQUENCES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
AD1816 AND AD1816A COMPAT IBILIT Y . . . . . . . . . 42
USING AN EEPROM WIT H T HE AD1816 OR
AD1816A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
AD1816 FLAG BYT E . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
USING T HE AD1816 WIT HOUT AN EEPROM . . . . . 42
AD1816A FLAG BYT ES . . . . . . . . . . . . . . . . . . . . . . . . 43
USING T HE AD1816A WIT HOUT AN EEPROM . . . . 44
MAPPING T HE AD1816 EEPROM INT O T HE
AD1816A EEPROM . . . . . . . . . . . . . . . . . . . . . . . . . . 45
PIN MUX ING IN T HE AD1816 AND AD1816A . . . . . 45
PROGRAMMING EX T ERNAL EEPROMS . . . . . . . . . 47
REFERENCE DESIGNS AND DEVICE DRIVERS . . . 47
OUT LINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . . 50
T ABLE OF CONT E NT S
Figures
Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Figure 1. PIO Read Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 2. PIO Write Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 3. DMA Read Cycle . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 4. DMA Write Cycle . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 5. Codec T ransfers . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 6. DSP Port T iming . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 7. I
2
S Serial Port T iming . . . . . . . . . . . . . . . . . . . . . . 7
Figure 8. Reset Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 9. Serial Interface Right-Justified Mode . . . . . . . . . . 17
Figure 10. Serial Interface I
2
S-Justified Mode . . . . . . . . . . . 17
Figure 11. Serial Interface Left-Justified Mode . . . . . . . . . . 17
Figure 12. DSP Serial Interface (Default Frame Rate) . . . . 20
Figure 13. DSP Serial Interface (User Programmed
Frame Rate) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 14. DSP Serial Port . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 15. Codec T ransfers . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 16. Recommended Application Circuit . . . . . . . . . . 48
Figure 17. AD1816A Frequency Response Plots . . . . . . . . . 49
T ables
T able I. DSP Port T ime Slot Map . . . . . . . . . . . . . . . . . . . 18
T able II. Chip Register Diagram . . . . . . . . . . . . . . . . . . . . . 21
T able III. Logical Devices and Compatible Plug and
Play Device Drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
T able IV. Internal Logical Device Configuration . . . . . . . . 23
T able V. Sound System Direct Registers . . . . . . . . . . . . . . . 23
T able VI. Codec T ransfers . . . . . . . . . . . . . . . . . . . . . . . . . 27
T able VII. Indirect Register Map and Reset/Default States . 30
T able VIII. Sound System Indirect Registers . . . . . . . . . . . 31
T able IX . SoundBlaster Pro ISA Bus Registers . . . . . . . . . . 38
T able X . AdLib ISA Bus Registers . . . . . . . . . . . . . . . . . . . 39
T able X I. MIDI ISA Bus Registers . . . . . . . . . . . . . . . . . . . 39
T able X II. Game Port ISA Bus Registers . . . . . . . . . . . . . . 39
T able X III. AD1816 Pin Muxing . . . . . . . . . . . . . . . . . . . . 45
T able X IV. AD1816A Pin Muxing . . . . . . . . . . . . . . . . . . . 46