2S Timing I 2S timing uses an L/RC" />
參數(shù)資料
型號(hào)： AD1833AASTZ-REEL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 6/20頁(yè)
文件大小： 0K
描述： IC DAC AUDIO 24BIT 6CH 48LQFP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝： 2,000
位數(shù)： 24
數(shù)據(jù)接口： DSP，I²S，串行
轉(zhuǎn)換器數(shù)目： 6
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-LQFP
供應(yīng)商設(shè)備封裝： 48-LQFP（7x7）
包裝： 帶卷 (TR)
輸出數(shù)目和類型： 12 電壓，單極
采樣率（每秒）： 96k
REV. 0
AD1833A
–14–
I
2S Timing
I
2S timing uses an
L/RCLK to define when the data being trans-
mitted is for the left channel and when it is for the right channel.
The
L/RCLK is low for the left channel and high for the right
channel. A bit clock running at 64
fS is used to clock in the data.
There is a delay of 1 bit clock from the time the
L/RCLK signal
changes state to the first bit of data on the SDINx lines. The data
is written MSB first and is valid on the rising edge of the bit clock.
Left-Justified Timing
Left-justified (LJ) timing uses an L/
RCLK to define when the
data being transmitted is for the left channel and when it is for
the right channel. The L/
RCLK is high for the left channel and
low for the right channel. A bit clock running at 64
fS is used
LEFT CHANNEL
RIGHT CHANNEL
LSB
+1
LSB
MSB
L/RCLK
INPUT
BCLK
INPUT
SDATA
INPUT
LSB
+2
MSB
–2
MSB
–1
MSB
LSB
+1
LSB
+2
MSB
–2
MSB
–1
MSB
Figure 6. I 2S Timing Diagram
LEFT CHANNEL
RIGHT CHANNEL
LSB
+1
LSB
L/RCLK
INPUT
BCLK
INPUT
SDATA
INPUT
LSB
+2
MSB
–2
MSB
–1
MSB
LSB
+1
LSB
+2
MSB
–2
MSB
–1
MSB
–1
MSB
Figure 7. Left-Justified Timing Diagram
LEFT CHANNEL
RIGHT CHANNEL
LSB
+1
LSB
L/
RCLK
INPUT
BCLK
INPUT
SDATA
INPUT
LSB
+2
MSB
–2
MSB
–1
LSB
MSB
LSB
+1
LSB
+2
MSB
–2
MSB
–1
MSB
Figure 8. Right-Justified Timing Diagram
to clock in the data. The first bit of data appears on the SDINx
lines when the L/
RCLK toggles. The data is written MSB first
and is valid on the rising edge of the bit clock.
Right-Justified Timing
Right-justified (RJ) timing uses an L/
RCLK to define when the
data being transmitted is for the left channel and when it is for
the right channel. The L/
RCLK is high for the left channel and
low for the right channel. A bit clock running at 64
fS is used
to clock in the data. The first bit of data appears on the SDINx
8-bit clock periods (for 24-bit data) after L/
RCLK toggles. In RJ
mode, the LSB of data is always clocked by the last bit clock
before L/
RCLK transitions. The data is written MSB first and is
valid on the rising edge of the bit clock.
相關(guān)PDF資料
PDF描述
AD1835AASZ IC CODEC 2ADC/8DAC 24BIT 52-MQFP
AD1836ACSZ IC CODEC 4ADC/6DAC 24 BIT 52MQFP
AD1838AASZ IC CODEC 2ADC/6DAC 24 BIT 52MQFP
AD1851RZ-J IC DAC AUDIO FASTSET 16B 16SOIC
AD1852JRSZRL IC DAC STEREO 24BIT 28-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1833ACST 制造商:Analog Devices 功能描述:DAC 6-CH Delta-Sigma 24-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:6 CHANNEL 24 BIT 192 KHZ DAC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 24BIT DAC SMD 1833 LQFP48
AD1833ACST-REEL 制造商:Analog Devices 功能描述:DAC 6-CH Delta-Sigma 24-bit 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:6 CHANNEL 24 BIT 192 KHZ DAC I.C. - Tape and Reel
AD1833ACSTZ 功能描述:IC DAC AUDIO 24BIT 6CH 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:*
AD1833AST 制造商:Rochester Electronics LLC 功能描述:6 CHANNEL 24 BIT 192 KHZ DAC - Tape and Reel
AD1833AST-REEL 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*