2S Timing I 2S timing uses an L/RC" />
參數(shù)資料
型號： AD1833AASTZ
廠商： Analog Devices Inc
文件頁數(shù)： 6/20頁
文件大?。?/td> 0K
描述： IC DAC AUDIO 24BIT 6CH 48LQFP
產(chǎn)品培訓模塊： Data Converter Fundamentals
DAC Architectures
標準包裝： 1
位數(shù)： 24
數(shù)據(jù)接口： DSP，I²S，串行
轉換器數(shù)目： 6
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-LQFP
供應商設備封裝： 48-LQFP（7x7）
包裝： 托盤
輸出數(shù)目和類型： 12 電壓，單極
采樣率（每秒）： 96k
REV. 0
AD1833A
–14–
I
2S Timing
I
2S timing uses an
L/RCLK to define when the data being trans-
mitted is for the left channel and when it is for the right channel.
The
L/RCLK is low for the left channel and high for the right
channel. A bit clock running at 64
fS is used to clock in the data.
There is a delay of 1 bit clock from the time the
L/RCLK signal
changes state to the first bit of data on the SDINx lines. The data
is written MSB first and is valid on the rising edge of the bit clock.
Left-Justified Timing
Left-justified (LJ) timing uses an L/
RCLK to define when the
data being transmitted is for the left channel and when it is for
the right channel. The L/
RCLK is high for the left channel and
low for the right channel. A bit clock running at 64
fS is used
LEFT CHANNEL
RIGHT CHANNEL
LSB
+1
LSB
MSB
L/RCLK
INPUT
BCLK
INPUT
SDATA
INPUT
LSB
+2
MSB
–2
MSB
–1
MSB
LSB
+1
LSB
+2
MSB
–2
MSB
–1
MSB
Figure 6. I 2S Timing Diagram
LEFT CHANNEL
RIGHT CHANNEL
LSB
+1
LSB
L/RCLK
INPUT
BCLK
INPUT
SDATA
INPUT
LSB
+2
MSB
–2
MSB
–1
MSB
LSB
+1
LSB
+2
MSB
–2
MSB
–1
MSB
–1
MSB
Figure 7. Left-Justified Timing Diagram
LEFT CHANNEL
RIGHT CHANNEL
LSB
+1
LSB
L/
RCLK
INPUT
BCLK
INPUT
SDATA
INPUT
LSB
+2
MSB
–2
MSB
–1
LSB
MSB
LSB
+1
LSB
+2
MSB
–2
MSB
–1
MSB
Figure 8. Right-Justified Timing Diagram
to clock in the data. The first bit of data appears on the SDINx
lines when the L/
RCLK toggles. The data is written MSB first
and is valid on the rising edge of the bit clock.
Right-Justified Timing
Right-justified (RJ) timing uses an L/
RCLK to define when the
data being transmitted is for the left channel and when it is for
the right channel. The L/
RCLK is high for the left channel and
low for the right channel. A bit clock running at 64
fS is used
to clock in the data. The first bit of data appears on the SDINx
8-bit clock periods (for 24-bit data) after L/
RCLK toggles. In RJ
mode, the LSB of data is always clocked by the last bit clock
before L/
RCLK transitions. The data is written MSB first and is
valid on the rising edge of the bit clock.
相關PDF資料
PDF描述
MS27472T16F26B CONN HSG RCPT 26POS WALL MT SCKT
VI-J6L-MZ-F1 CONVERTER MOD DC/DC 28V 25W
VE-214-MW-F3 CONVERTER MOD DC/DC 48V 100W
VI-J6K-MZ-F2 CONVERTER MOD DC/DC 40V 25W
VE-21H-MW-F2 CONVERTER MOD DC/DC 52V 100W
相關代理商/技術參數(shù)
參數(shù)描述
AD1833AASTZKL1 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD1833AASTZ-REEL 功能描述:IC DAC AUDIO 24BIT 6CH 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:*
AD1833ACST 制造商:Analog Devices 功能描述:DAC 6-CH Delta-Sigma 24-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:6 CHANNEL 24 BIT 192 KHZ DAC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 24BIT DAC SMD 1833 LQFP48
AD1833ACST-REEL 制造商:Analog Devices 功能描述:DAC 6-CH Delta-Sigma 24-bit 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:6 CHANNEL 24 BIT 192 KHZ DAC I.C. - Tape and Reel
AD1833ACSTZ 功能描述:IC DAC AUDIO 24BIT 6CH 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:2,400 系列:- 設置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應商設備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:*
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*