- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8896 > AD1853JRSZ (Analog Devices Inc)IC DAC STEREO 24BIT 28SSOP PDF資料下載
參數(shù)資料
| 型號： | AD1853JRSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC STEREO 24BIT 28SSOP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 47 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | DSP，I²S，串行，SPI? |
| 轉換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 200mW |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 28-SSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 4 電流，單極 |
| 采樣率（每秒）： | 192k |
| 產(chǎn)品目錄頁面： | 781 (CN2011-ZH PDF) |
REV. A
AD1853
–5–
PIN FUNCTION DESCRIPTIONS
Pin
Input/Output
Pin Name
Description
1I
DGND
Digital Ground.
2I
MCLK
Master Clock Input. Connect to an external clock source. See Table II for allowable
frequencies.
3I
CLATCH
Latch input for control data. This input is rising-edge sensitive.
4I
CCLK
Control clock input for control data. Control input data must be valid on the rising edge
of CCLK. CCLK may be continuous or gated.
5I
CDATA
Serial control input, MSB first, containing 16 bits of unsigned data. Used for specifying
control information and channel-specific attenuation.
6I
INT4
×
Assert HI to select interpolation ratio of 4
×, for use with double-speed inputs (88 kHz or
96 kHz). Assert LO to select 8
× interpolation ratio.
7I
INT2
×
Assert HI to select interpolation ratio of 2
×, for quad-speed inputs (176 kHz or 192 kHz).
Assert LO to select 8
× interpolation ratio.
8O
ZEROR
Right Channel Zero Flag Output. This pin goes HI when Right Channel has no signal
input for more than 1024 LR Clock Cycles.
9I
DEEMP
De-Emphasis. Digital de-emphasis is enabled when this input signal is HI. This is used to
impose a 50
s/15 s response characteristic on the output audio spectrum at an assumed
44.1 kHz sample rate. Curves for 32 kHz and 48 kHz sample rates may be selected via
SPI control register.
10
I
IREF
Connection point for external bias resistor. Voltage held at VREF.
11
I
AGND
Analog Ground.
12
O
OUTL+
Left Channel Positive line level analog output.
13
O
OUTL–
Left Channel Negative line level analog output.
14
O
FILTR
Voltage Reference Filter Capacitor Connection. Bypass and decouple the voltage refer-
ence with parallel 10
F and 0.1 F capacitors to the AGND (Pin 11).
15
I
FCR
Filter cap return pin for cap connected to FILTB (Pin 19).
16
O
OUTR–
Right Channel Negative line level analog output.
17
O
OUTR+
Right Channel Positive line level analog output.
18
I
AVDD
Analog Power Supply. Connect to analog +5 V supply.
19
O
FILTB
Filter Capacitor connection, connect 10
F capacitor to FCR (Pin 15).
20
I
IDPM1
Input serial data port mode control one. With IDPM0, defines one of four serial modes.
21
I
IDPM0
Input serial data port mode control zero. With IDPM1, defines one of four serial modes.
22
O
ZEROL
Left Channel Zero Flag output. This pin goes HI when Left Channel has no signal input
for more than 1024 LR Clock Cycles.
23
I
MUTE
Mute. Assert HI to mute both stereo analog outputs. Deassert LO for normal operation.
24
I
RST
Reset. The AD1853 is placed in a reset state when this pin is held LO. The AD1853 is
reset on the rising edge of this signal. The serial control port registers are reset to the
default values. Connect HI for normal operation.
25
I
L/
RCLK
Left/
Right clock input for input data. Must run continuously.
26
I
BCLK
Bit clock input for input data.
27
I
SDATA
Serial input, MSB first, containing two channels of 16/18/20/24 bit twos-complement
data.
28
I
DVDD
Digital Power Supply Connect to digital +5 V supply.
相關PDF資料 |
PDF描述 |
|---|---|
| MS3450L36-10S | CONN RCPT 48POS WALL MNT W/SCKT |
| D38999/20KG41SB | CONN RCPT 41POS WALL MNT W/SCKT |
| LTC2625IGN-1#PBF | IC DAC 12BIT R-R OCT 16SSOP |
| GTC01CF-24-67P | CONN RCPT 19POS INLINE W/PINS |
| MS3450LS22-22S | CONN RCPT 4POS WALL MNT W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD1853JRSZRL | 功能描述:IC DAC STEREO 192KHZ 5V 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD1854 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Stereo, 96 kHz, Multibit DAC |
| AD1854JRS | 制造商:Analog Devices 功能描述:DAC 2-CH Delta-Sigma 24-bit 28-Pin SSOP 制造商:Rochester Electronics LLC 功能描述:STEREO,96KHZ, MULTIBIT SIGMA DELTA DAC - Bulk |
| AD1854JRSRL | 制造商:Analog Devices 功能描述:DAC 2-CH Delta-Sigma 24-bit 28-Pin SSOP T/R 制造商:Rochester Electronics LLC 功能描述:STEREO,96KHZ, MULTIBIT SIGMA DELTA DAC - Bulk |
| AD1854JRSZ | 功能描述:IC DAC STEREO 96KHZ 5V 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復。