- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1978 > AD1974YSTZ-RL (Analog Devices Inc)IC CODEC 4CH ADC W/PLL 48-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD1974YSTZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/24頁 |
| 文件大小： | 0K |
| 描述： | IC CODEC 4CH ADC W/PLL 48-LQFP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 192k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 功率耗散（最大）： | 429mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個(gè)差分，單極 |
Data Sheet
AD1974
Rev. D | Page 21 of 24
Bit
Value
Function
Description
6:5
00
Stereo
Serial format
01
TDM (daisy chain)
10
ADC AUX mode (TDM-coupled)
11
Reserved
7
0
Latch in midcycle (normal)
BCLK active edge (TDM_IN)
1
Latch in at end of cycle (pipeline)
Table 23. ADC Control 2
Bit
Value
Function
Description
0
50/50 (allows 32-/24-/20-/16-BCLK per channel)
LRCLK format
1
Pulse (32-BCLK/channel)
1
0
Drive out on falling edge (DEF)
BCLK polarity
1
Drive out on rising edge
2
0
Left low
LRCLK polarity
1
Left high
3
0
Slave
LRCLK master/slave
1
Master
5:4
00
64
BCLKs per frame
01
128
10
256
11
512
6
0
Slave
BCLK master/slave
1
Master
7
0
ABCLK pin
BCLK source
1
Internally generated
ADDITIONAL MODES
The AD1974 offers several additional modes for board level
design enhancements. To reduce the EMI in board level design,
serial data can be transmitted without an explicit BCLK. See
Figure 15 for an example of an ADC TDM data transmission
mode that does not require high speed ABCLK. This configura-
tion is applicable when the AD1974 master clock is generated
by the PLL with the ALRCLK as the PLL reference frequency.
To relax the requirement for the setup time of the AD1974 in
cases of high speed TDM data transmission, the AD1974 can
latch in the data using the falling edge of ABCLK. This effec-
tively dedicates the entire BCLK period to the setup time. This
mode is useful in cases where the source has a large delay time
in the serial data driver. Figure 16 shows this pipeline mode of
data transmission.
ALRCLK
INTERNAL
ABCLK
ASDATA2
ALRCLK
INTERNAL
ABCLK
ASDATA2
32 BITS
06
61
4-
0
5
9
Figure 15. Serial ADC Data Transmission in TDM Format Without ABCLK
(Applicable Only If PLL Locks to ALRCLK)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD2S99BP | IC OSC SINUSOIDAL 20KHZ 20-PLCC |
| AD5310BRM | IC DAC 10BIT R-R W/BUFF 8-MSOP |
| AD5341BRUZ | IC DAC 12BIT SNGL VOUT 20TSSOP |
| AD5344BRU | IC DAC 12BIT QUAD VOUT 28-TSSOP |
| AD5348BCPZ | IC DAC 12BIT OCTAL VOUT 40LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1980 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP? 3-Channel, 26-Bit Signal Processing DAC |
| AD1980JST | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 6DAC 20-Bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:AC'97 VERSION S.1 CODEC - Bulk |
| AD1980JST-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 6DAC 20-Bit 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:AC'97 VERSION S.1 CODEC - Tape and Reel |
| AD1980JSTZ | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 6DAC 20-Bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:AC'97 VERSION S.1 CODEC - Bulk |
| AD1980JSTZ-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 6DAC 20-Bit 48-Pin LQFP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。