參數(shù)資料
型號(hào): AD421BNZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 13/14頁(yè)
文件大?。?/td> 0K
描述: IC DAC SNGL 16BIT 16-DIP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 25
設(shè)置時(shí)間: 8ms
位數(shù): 16
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
功率耗散(最大): 1.95mW
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 16-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 16-PDIP
包裝: 管件
輸出數(shù)目和類型: 2 電流,單極
采樣率(每秒): 125
產(chǎn)品目錄頁(yè)面: 781 (CN2011-ZH PDF)
AD421
–8–
REV. C
WORD "N"
01
10 0
11
0
00
0
00
CLOCK
DATA
(MSB)
(LSB)
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
LATCH
B16
XX X X X X X
X
Figure 7. Write Cycle for Programming Alarm Current
Data
MICROPROCESSOR INTERFACING
AD421 – MC68HC11 (SPI BUS) INTERFACE
Figure 8 shows a typical interface between the AD421 and the
Motorola MC68HC11 SPI (Serial Peripheral Interface) bus.
The SCK, MOSI and SS pins of the 68HC11 are respectively
connected to the CLOCK, DATA IN and LATCH pins of the
AD421.
SCK
MOSI
SS
CLOCK
DATA IN
LATCH
AD421*
68HC11
* ADDITIONAL PINS OMITTED FOR CLARITY
Figure 8. AD421 to 68HC11 Interface
A typical routine such as the one shown below begins by initializ-
ing the state of the various SPI data and control registers.
INIT
LDAA #$2F
;
SS = 1; SCK = 0; MOSI = 1
STAA
PORTD
;SEND TO SPI OUTPUTS
LDAA #$38
;
SS, SCK, MOSI = OUTPUTS
STAA
DDRD
;SEND DATA DIRECTION INFO
LDAA #$50
;DABL INTRPTS, SPI IS MASTER & ON
STAA
SPCR
;CPOL = 0, CPHA = 0, 1MHZ BAUDRATE
NEXTPT LDAA MSBY
;LOAD ACCUM W/UPPER 8 BITS
BSR
SENDAT ;JUMP TO DAC OUTPUT ROUTINE
JMP
NEXTPT ;INFINITE LOOP
SENDAT LDY
#$1000
;POINT AT ON-CHIP REGISTERS
BCLR
$08,Y,$20 ;DRIVE
SS (LATCH) LOW
STAA
SPDR
;SEND MS-BYTE TO SPI DATA REG
WAIT1
LDAA SPSR
;CHECK STATUS OF SPIE
BPL
WAIT1
;POLL FOR END OF X-MISSION
LDAA LSBY
;GET LOW 8 BITS FROM MEMORY
STAA
SPDR
;SEND LS-BYTE TO SPI DATA REG
WAIT2
LDAA SPSR
;CHECK STATUS OF SPIE
BPL
WAIT2;
;POLL FOR END OF X-MISSION
BSET
$08,Y,$20 ;DRIVE
SS HIGH TO LATCH DATA
RTS
The SPI data port is configured to process data in 8-bit bytes.
The most significant data byte (MSBY) is retrieved from
memory and processed by the SENDAT routine. The SS pin is
driven low by indexing into the PORTD data register and clear
Bit 5. The MSBY is then sent to the SPI data register where it is
automatically transferred to the AD421 internal shift resistor.
of 11.147 mA. With 16 clock pulses between consecutive latch
signals data written is for normal 4 mA to 20 mA operation.
Table II. Ideal Input/Output Code Table
for 4 mA to 20 mA Operation
Code
Output Current
0000 0000 0000 0000
4 mA
0000 0000 0000 0001
4.000244 mA
0000 0000 0000 0010
4.000488 mA
0100 0000 0000 0000
8 mA
1000 0000 0000 0000
12 mA
1100 0000 0000 0000
16 mA
1111 1111 1111 1101
19.999268 mA
1111 1111 1111 1110
19.999512 mA
1111 1111 1111 1111
19.999756 mA
WORD "N"
WORD "N +1"
10
1 1
1
11 1
1
00
0
0 0
10 0
1
CLOCK
DATA
(MSB)
(LSB)
B15
B14
B13
B12
B1
1
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
B15
B14
B13
B12
LATCH
Figure 6. Write Cycle for 4 mA to 20 mA Operation
Alarm Current Coding
Table III shows the ideal input-code-to-output-current relation-
ship for alarm current programming of the AD421. In this case,
the equivalent span is 0 mA to 32 mA but a reliable operating
span is 3.5 mA to 24 mA. The part may give an indeterminate
output for code values outside the range given in the table. As a
result, the user is advised to restrict the code programmed to the
part in alarm current mode to within the range shown in Table
III. Figure 7 shows a timing diagram for loading an alarm cur-
rent of 3.75 mA to the AD421 with an 8-bit microcontroller
using three 8-bit writes.
The output current values shown assume a REF IN voltage of
+2.5 V. With a REF IN of +2.5 V, an ideal 1 LSB = 32 mA/
131,072 = 244 nA.
Table III. Ideal Input/Output Code Table
for Alarm Current Operation
Code
Output Current
0 0011 1000 0000 0000
3.5 mA
0 0011 1100 0000 0000
3.75 mA
0 0100 0000 0000 0000
4 mA
0 1000 0000 0000 0000
8 mA
1 0000 0000 0000 0000
16 mA
1 0100 0000 0000 0000
20 mA
1 0110 0000 0000 0000
22 mA
1 1000 0000 0000 0000
24 mA
相關(guān)PDF資料
PDF描述
VI-JW1-MZ-F3 CONVERTER MOD DC/DC 12V 25W
AD7541AJNZ IC DAC 12BIT MULT MONO 18-DIP
VI-BVV-MY-F4 CONVERTER MOD DC/DC 5.8V 50W
VI-BVV-MY-F3 CONVERTER MOD DC/DC 5.8V 50W
VI-BVX-MY-F4 CONVERTER MOD DC/DC 5.2V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD421BR 功能描述:IC DAC SRL 16BIT 16-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD421BRRL 功能描述:IC DAC SNGL 16BIT 16-SOIC T/R RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率(每秒):*
AD421BRRL7 功能描述:IC DAC SNGL 16BIT 16-SOIC T/R RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD421BRURL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter
AD421BRZ 功能描述:IC DAC SRL 16BIT 16-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k