參數(shù)資料
型號: AD421BRZRL7
廠商: Analog Devices Inc
文件頁數(shù): 10/14頁
文件大?。?/td> 0K
描述: IC DAC 16BIT LOOP 4-20MA 16SOIC
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 1
設(shè)置時間: 8ms
位數(shù): 16
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
功率耗散(最大): 450mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOIC W
包裝: 標(biāo)準(zhǔn)包裝
輸出數(shù)目和類型: 1 電流,單極
其它名稱: AD421BRZRL7DKR
AD421
–5–
REV. C
PIN FUNCTION DESCRIPTIONS
Pin
No.
Mnemonic
Function
1
REF OUT1
Reference Output 1. A precision +1.25 V reference is provided at this pin. It is intended as a precision ref-
erence source for other devices in the transmitter. REF OUT1 is a buffered output capable of providing up
to 0.5 mA to external circuitry. If REF OUT 1 is required to sink current, a resistive load of 100 k
to COM
should be added. (See Reference section.)
2
REF OUT2
Reference Output 2. A precision +2.5 V reference is provided at this pin. To operate the AD421 with its
own reference, REF OUT2 should be connected to REF IN. It can also be used as a precision reference
source for other devices in the transmitter. REF OUT2 is a buffered output capable of providing up to
0.5 mA to external circuitry.
3
REF IN
Voltage Reference Input. The reference voltage for the AD421 is applied to this pin and it sets the span for
the AD421. The nominal reference voltage for the AD421 is +2.5 V for correct operation. This can be sup-
plied using an external reference source or by using the part’s own REF OUT2 voltage.
4
LV
Regulated Voltage Control Input. The LV input controls the loop gain of the servo amplifier to set VCC.
With LV connected to COM, the regulator voltage is set to 5 V nominal. If the LV input is connected through
0.01
F to VCC, the regulated voltage is nominally 3.3 V. With LV connected to VCC the regulated voltage,
VCC, is 3 V nominal.
5
LATCH
DAC Latch Input. Logic Input. A rising edge of the LATCH signal loads the data from the serial input shift
register to the DAC latch and hence updates the output of the DAC. The number of clock cycles provided
between latch pulses determines whether the DAC is in alarm or normal current mode. (See Digital Inter-
face section.)
6
CLOCK
Data Clock Input. Data on the DATA input is clocked into the shift register on the rising edge of this
CLOCK input. The period of this clock equals the input serial data bit rate. This serial clock rate can be up
to 10 MHz. If 16 clock cycles are provided between LATCH pulses then the data on the DATA input is
accepted as normal 4–20 mA data. If more than 16 clock cycles are provided between LATCH pulses, the
data is assumed to be alarm current data (see Digital Interface section).
7
DATA
Data Input. The data to be loaded to the AD421 input shift register is applied to this input. Data should be
valid on the rising edge of the CLOCK input.
8
LOOP RTN
Loop Return Output. LOOP RTN is the return path for current flowing in the current loop.
9
COM
Common. This is the reference potential for the AD421 analog and digital inputs and outputs and for the
voltage regulator output.
10
C3
Filtering Capacitor. A low dielectric absorption capacitor ceramic capacitor should be connected between
this pin and COM for internal filtering of the switched current sources.
11
C2
Filtering Capacitor. See C3 description.
12
C1
Filtering Capacitor. See C3 description.
13
DRIVE
Output from the Voltage Regulator Loop. The DRIVE signal controls the external pass transistor to establish and
maintain the correct VCC level programmed by the LV inputs while providing the necessary bias as the loop cur-
rent is programmed from 4 mA to 20 mA.
14
COMP
Compensation Capacitor Input. A capacitor connected between COMP and DRIVE is required to stabilize
the feedback loop formed with the regulator op amp and the external pass transistor.
15
BOOST
This open collector pin sinks the necessary current from the loop so that the current flowing into BOOST
plus the current flowing into COM is equal to the programmed loop current.
16
VCC
Power Supply. VCC is the power supply input of the AD421 and it also provides the voltage regulator output,
driven by the external pass transistor. It is used both to bias the AD421 itself and to provide power for the
rest of the smart transmitter circuitry. The LV input determines the regulated voltage output to be either
3 V, 3.3 V or 5 V nominal. Alternatively, a separate power supply can be connected to this pin to power the
AD421. VCC should be decoupled to COM with a 2.2
F capacitor.
相關(guān)PDF資料
PDF描述
AD5326BRUZ IC DAC 12BIT QUAD W/BUFF 16TSSOP
MS3450L28-21SZ CONN RCPT 37POS WALL MNT W/SCKT
MS3116P22-41P CONN PLUG 41POS STRAIGHT W/PINS
AD5060YRJZ-1500RL7 IC DAC 16BIT SPI/SRL SOT23-8
MS3456L28-12S CONN PLUG 26POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD422-00E 功能描述:SENSOR MAG SW 40G CROS AX 8-MSOP 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±5mT 跳閘,±2.5mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源(最大值):4.5mA 電流 - 輸出(最大值):20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C(TA) 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商器件封裝:8-MSOP 標(biāo)準(zhǔn)包裝:1,000
AD422-02E 功能描述:SENSOR MAG SW 40G CROS AXS 8SOIC 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±5mT 跳閘,±2.5mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源(最大值):4.5mA 電流 - 輸出(最大值):20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C(TA) 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:8-SOIC 標(biāo)準(zhǔn)包裝:1,000
AD42203 制造商:Analog Devices 功能描述:
AD42211 制造商:SSOUSA 制造商全稱:SSOUSA 功能描述:2 Form A Solid State Relay
AD42237 制造商:Analog Devices 功能描述: