參數(shù)資料
型號(hào): AD484M1644VTA-8L
廠商: Electronic Theatre Controls, Inc.
英文描述: Ascend Semiconductor Corporation(64Mb SDRAM)
中文描述: 登半導(dǎo)體公司(64MB內(nèi)存)
文件頁數(shù): 13/20頁
文件大?。?/td> 85K
代理商: AD484M1644VTA-8L
Preliminary
13
64Mb SDRAM
Ascend Semiconductor Corporation
Current
state
Addr.
Write recovering
X
X
X
Action
Nop
Enter row active after t
DPL
Nop
Enter row active after t
DPL
Nop
Enter row active after t
DPL
Start read, Determine AP
New write, Determine AP
Notes
BA/CA/A10
BA/CA/A10
BA/RA
BA, A10
X
Op-Code
X
X
X
BA/CA/A10
BA/CA/A10
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Nop
Enter precharge after t
DPL
Nop
Enter precharge after t
DPL
Nop
Enter precharge after t
DPL
ILLEGAL
ILLEGAL
3
3
Remark
H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Precharge
/CS
H
L
L
L
L
/R
X
H
H
H
H
/C
X
H
H
L
L
/W
X
H
L
H
L
L
L
L
L
H
L
L
L
L
L
L
L
L
X
H
H
H
H
H
H
L
L
X
H
H
L
L
H
L
H
L
X
H
L
H
L
Command
DESL
NOP
BST
READ/READA
WRIT/WRITA
ACT
PRE/PALL
REF/SELF
MRS
DESL
NOP
BST
READ/READA
WRIT/WRITA
8
Write recovering
with AP
3,8
3
BA/RA
BA, A10
X
Op-Code
X
X
X
X
X
X
X
X
X
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Nop
Enter idle after t
RC
Nop
Enter idle after t
RC
ILLEGAL
ILLEGAL
ILLEGAL
Nop
Nop
ILLEGAL
ILLEGAL
3
L
L
L
L
H
L
L
L
L
H
L
L
L
L
L
L
L
X
H
H
L
L
X
H
H
H
H
H
L
L
X
H
L
H
L
X
H
H
L
H
L
H
L
X
X
X
X
X
X
H
L
X
ACT
PRE/PALL
REF/SELF
MRS
DESL
NOP/ BST
READ/WRIT
ACT/PRE/PALL
REF/SELF/MRS
DESL
NOP
BST
READ/WRIT
ACT/PRE/PALL/
REF/SELF/MRS
Refreshing
Mode Register
Accessing
X
ILLEGAL
L
L
X
X
Notes 1.
All entries assume that CKE was active (High level) during the preceding clock cycle.
2.
If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode.
All input buffers except CKE will be disabled.
3.
Illegal to bank in specified states;
Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
4.
If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode.
All input buffers except CKE will be disabled.
5.
Illegal if t
RCD
is not satisfied.
6.
Illegal if t
RAS
is not satisfied.
7.
Must satisfy burst interrupt condition.
8.
Must satisfy bus contention, bus turn around, and/or write recovery requirements.
9.
Must mask preceding data which don't satisfy t
DPL
.
10.
Illegal if t
RRD
is not satisfied.
相關(guān)PDF資料
PDF描述
AD6C311 1 Form A Solid State Relay
AD7312 1/4 to 1/11 Duty VFD Controller/Driver & Standby Master/Slave
AD7312QF 1/4 to 1/11 Duty VFD Controller/Driver & Standby Master/Slave
AD7312L ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
AD7312LF 1/4 to 1/11 Duty VFD Controller/Driver & Standby Master/Slave
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD484M1644VTA-8LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ascend Semiconductor Corporation(64Mb SDRAM)
AD48500A 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD48-6 制造商:SMC Corporation of America 功能描述:Auto Drain, float type, N.O., for AF series, airline
AD48ABS 制造商:POP 功能描述:
AD48BS 制造商:POP 功能描述: