參數(shù)資料
型號(hào)： AD5060YRJZ-1500RL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 9/24頁(yè)
文件大小： 0K
描述： IC DAC 16BIT SPI/SRL SOT23-8
產(chǎn)品培訓(xùn)模塊： DAC Architectures
標(biāo)準(zhǔn)包裝： 1
系列： nanoDAC™
設(shè)置時(shí)間： 4µs
位數(shù)： 16
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
電壓電源： 單電源
功率耗散（最大）： 6mW
工作溫度： -40°C ~ 125°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： SOT-23-8
供應(yīng)商設(shè)備封裝： SOT-23-8
包裝： 標(biāo)準(zhǔn)包裝
輸出數(shù)目和類(lèi)型： 1 電壓，單極；1 電壓，雙極
采樣率（每秒）： 250k
其它名稱： AD5060YRJZ-1500RL7DKR
AD5040/AD5060
Rev. A | Page 17 of 24
POWER-DOWN MODES
The AD5060 features four operating modes, and the AD5040
features three operating modes. These modes are software pro-
grammable by setting two bits in the control register (Bit DB17
and Bit DB16 in the AD5060 and Bit DB15 and Bit DB14 in the
AD5040). Table 6 and Table 7 show how the state of the bits
corresponds to the operating mode of the two devices.
Table 6. Operating Modes for the AD5060
DB17
DB16
Operating Mode
0
Normal operation
Power-down modes:
0
1
3-state
1
0
100 kΩ to GND
1
1 kΩ to GND
Table 7. Operating Modes for the AD5040
DB15
DB14
Operating Mode
0
Normal operation
Power-down modes:
0
1
3-state
1
0
100 kΩ to GND
1
See Software Reset section
In both the AD5060 and the AD5040, when the two most
significant bits are set to 0, the part has normal power
consumption. However, for the three power-down modes of the
AD5060 and the two power down modes of the AD5040, the
supply current falls to less than 1μA at 5 V (65 nA at 3 V). Not
only does the supply current fall, but the output stage is also
internally switched from the output of the amplifier to a resistor
network of known values. This is advantageous because the
output impedance of the part is known while the part is in
power-down mode. The output is connected internally to GND
through a 1 kΩ resistor (AD5060 only) or a 100 kΩ resistor, or
it is left open-circuited (three-stated). The output stage is
illustrated in Figure 44.
POWER-DOWN
CIRCUITRY
AD5040/
AD5060
DAC
04767-029
VOUT
RESISTOR
NETWORK
OUTPUT
BUFFER
Figure 44. Output Stage During Power-Down
The bias generator, the DAC core, and other associated linear
circuitry are all shut down when power-down mode is
activated. However, the contents of the DAC register are
unaffected when in power-down. The time to exit power-down
is typically 2.5 μs for VDD = 5 V, and 5 μs for VDD = 3 V;
MICROPROCESSOR INTERFACING
AD5040/AD5060 to ADSP-2101/ADSP-2103 Interface
Figure 45 shows a serial interface between the AD5040/AD5060
and the ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103
should be set up to operate in the SPORT transmit alternate
framing mode. The ADSP-2101/ADSP-2103 sport is pro-
grammed through the SPORT control register and should be
configured for internal clock operation, active low framing, and
16-bit word length. Transmission is initiated by writing a word
to the Tx register after the SPORT has been enabled.
AD5040/
AD50601
1ADDITIONAL PINS OMITTED FOR CLARITY
TFS
DT
SCLK
SYNC
DIN
SCLK
04767-030
ADSP-2101/
ADSP-21031
Figure 45. AD5040/AD5060 to ADSP-2101/ADSP-2103 Interface
AD5040/AD5060 to 68HC11/68L11 Interface
Figure 46 shows a serial interface between the AD5040/
AD5060 and the 68HC11/68L11 microcontroller. SCK of the
68HC11/68L11 drives the SCLK pin of the AD5040/AD5060,
while the MOSI output drives the serial data line of the DAC.
The SYNC signal is derived from a port line (PC7). The setup
conditions for correct operation of this interface require that the
68HC11/68L11 be configured so that its CPOL bit is 0 and its
CPHA bit is 1. When data is being transmitted to the DAC, the
SYNC line is taken low (PC7). When the 68HC11/68L11 is
configured where its CPOL bit is 0 and its CPHA bit is 1, data
appearing on the MOSI output is valid on the falling edge of
SCK. Serial data from the 68HC11/68L11 is transmitted in 8-bit
bytes with only 8 falling clock edges occurring in the transmit
cycle. Data is transmitted MSB first. In order to load data to the
AD5040/AD5060, PC7 is left low after the first eight bits are
transferred, and a second serial write operation is performed to
the DAC. PC7 is taken high at the end of this procedure.
AD5040/
AD50601
1ADDITIONAL PINS OMITTED FOR CLARITY
PC7
SCK
MOSI
SYNC
SCLK
DIN
04767-032
68HC11/
68L111
Figure 46. AD5040/AD5060 to 68HC11/68L11 Interface
相關(guān)PDF資料
PDF描述
MS3456L28-12S CONN PLUG 26POS STRAIGHT W/SCKT
M83723/95G1610N CONN PLUG 10POS STRAIGHT W/SCKT
M83723/95G16107 CONN PLUG 10POS STRAIGHT W/SCKT
MS3121F22-55PZ CONN RCPT 55POS CBL MNT W/PINS
MS3121F22-55PW CONN RCPT 55POS CBL MNT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5060YRJZ-1REEL7 功能描述:IC DAC 16BIT SPI/SRL SOT23-8 RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類(lèi)型:1 電流，單極；1 電流，雙極 采樣率（每秒）:*
AD5061 制造商:AD 制造商全稱:Analog Devices 功能描述:Full Accurate 14/16 Bit Vout nanoDac Buffered, 3V/5V, Sot 23
AD50611-1 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD5061BRJZ-1 制造商:Analog Devices 功能描述:DAC SGL R-2R 16BIT 8PIN SOT-23 - Bulk
AD5061BRJZ-1500RL7 功能描述:IC DAC 16BIT SPI/SRL SOT23-8 RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類(lèi)型:8 電壓，單極 采樣率（每秒）:*
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*