- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8981 > AD5062BRJZ-2500RL7 (Analog Devices Inc)IC DAC 16BIT 2.7-5.5V SOT23-8 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5062BRJZ-2500RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 8/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT 2.7-5.5V SOT23-8 |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | nanoDAC™ |
| 設(shè)置時(shí)間： | 4µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-8 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-8 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸出數(shù)目和類型： | 1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | 1.3M |
| 其它名稱： | AD5062BRJZ-2500RL7DKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
AD5062
Rev. A | Page 16 of 20
AD5062 to 68HC11/68L11 Interface
Figure 38 shows a serial interface between the AD5062 and the
68HC11/68L11 microcontroller. SCK of the 68HC11/68L11
drives the SCLK pin of the AD5062, while the MOSI output
drives the serial data line of the DAC. The SYNC signal is
derived from a port line (PC7). The setup conditions for correct
operation of this interface require that the 68HC11/68L11 be
configured so that its CPOL bit is 0 and its CPHA bit is 1. When
data is being transmitted to the DAC, the SYNC line is taken
low (PC7). When the 68HC11/68L11 is configured where its
CPOL bit is 0 and its CPHA bit is 1, data appearing on the
MOSI output is valid on the falling edge of SCK. Serial data
from the 68HC11/68L11 is transmitted in 8-bit bytes with only
eight falling clock edges occurring in the transmit cycle. Data is
transmitted MSB first. In order to load data to the AD5062,
PC7 is left low after the first eight bits are transferred, and a
second serial write operation is performed to the DAC, and PC7
is taken high at the end of this procedure.
AD50621
1ADDITIONAL PINS OMITTED FOR CLARITY
PC7
SCK
MOSI
SYNC
SCLK
DIN
04766-032
68HC11/
68L111
Figure 38. AD5062 to 68HC11/68L11 Interface
AD5062 to Blackfin ADSP-BF53x Interface
Figure 39 shows a serial interface between the AD5062 and the
Blackfin ADSP-53x microprocessor. The ADSP-BF53x proces-
sor family incorporates two dual-channel synchronous serial
ports, SPORT1 and SPORT0, for serial and multiprocessor
communications. Using SPORT0 to connect to the AD5062,
the setup for the interface is: DT0PRI drives the SDIN pin of
the AD5062, while TSCLK0 drives the SCLK of the part; the
SYNC is driven from TFS0.
ADSP-BF53x1
AD50621
1ADDITIONAL PINS OMITTED FOR CLARITY
DT0PRI
TSCLK0
TFS0
DIN
SCLK
SYNC
04766-033
Figure 39. AD5062 to Blackfin ADSP-BF53x Interface
AD5062 to 80C51/80L51 Interface
Figure 40 shows a serial interface between the AD5062 and the
80C51/80L51 microcontroller. The setup for the interface is:
TxD of the 80C51/80L51 drives SCLK of the AD5062 while
RxD drives the serial data line of the part. The SYNC signal is
again derived from a bit-programmable pin on the port. In this
case, Port Line P3.3 is used. When data is to be transmitted to
the AD5062, P3.3 is taken low. The 80C51/80L51 transmits data
only in 8-bit bytes; thus only eight falling clock edges occur in
the transmit cycle. To load data to the DAC, P3.3 is left low after
the first eight bits are transmitted, and a second write cycle is
initiated to transmit the second byte of data. P3.3 is taken high
following the completion of this cycle. The 80C51/80L51
outputs the serial data in a format that has the LSB first. The
AD5062 requires its data with the MSB as the first bit received;
the 80C51/80L51 transmit routine should take this into account.
80C51/80L511
AD50621
1ADDITIONAL PINS OMITTED FOR CLARITY
P3.3
TxD
RxD
SYNC
SCLK
DIN
04766-034
Figure 40. AD5062 to 80C51/80L51 Interface
AD5062 to MICROWIRE Interface
Figure 41 shows an interface between the AD5062 and any
MICROWIRE-compatible device. Serial data is shifted out on
the falling edge of the serial clock and is clocked into the
AD5062 on the rising edge of the SK.
MICROWIRE1
AD50621
1ADDITIONAL PINS OMITTED FOR CLARITY
CS
SK
SO
SYNC
SCLK
DIN
04766-035
Figure 41. AD5062 to MICROWIRE Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS843023AGILFT | IC CLK GENERATOR LVPECL 8-TSSOP |
| AD5063BRMZ | IC DAC 16BIT 2.7-5.5V 10-MSOP |
| AD5063BRMZ-1 | IC DAC 16BIT 2.7-5.5V 10MSOP |
| VE-J0P-MZ-F4 | CONVERTER MOD DC/DC 13.8V 25W |
| VI-B0T-MY-F2 | CONVERTER MOD DC/DC 6.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5062BRJZ-2REEL7 | 功能描述:IC DAC 16BIT 2.7-5.5V SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5063 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Full Accurate 14/16 Bit Vout nanoDac Buffered, 3V/5V, Sot 23 |
| AD5063_09 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 16-Bit VOUT nanoDAC SPI Interface 2.7 V to 5.5 V in an MSOP |
| AD50631 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate, 16-Bit, Unbuffered VOUT, Quad SPI Interface, 2.7 V to 5.5 V nanoDAC in a TSSOP |
| AD5063BRM-1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Full Accurate 16 Bit Vout nanoDac, 2.7V- 5.5V, in a Sot 23 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。