參數(shù)資料
型號(hào)： AD5065BRUZ-REEL7
廠商： Analog Devices Inc
文件頁數(shù)： 16/28頁
文件大?。?/td> 0K
描述： IC DAC DUAL 16BIT SPI 14TSSOP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝： 1,000
系列： nanoDAC™
設(shè)置時(shí)間： 10.7µS
位數(shù)： 16
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 單電源
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 14-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 14-TSSOP
包裝： 帶卷 (TR)
輸出數(shù)目和類型： 2 電壓，雙極
采樣率（每秒）： *
AD5025/AD5045/AD5065
Rev. 0 | Page 23 of 28
MICROPROCESSOR INTERFACING
AD5025/AD5045/AD5065 to Blackfin ADSP-BF53x
Interface
Figure 46 shows a serial interface between the AD5025/AD5045/
AD5065 and the Blackfin ADSP-BF53x microprocessor. The
ADSP-BF53x processor family incorporates two dual-channel
synchronous serial ports, SPORT1 and SPORT0, for serial and
multiprocessor communications. Using SPORT0 to connect to
the AD5025/AD5045/AD5065, the setup for the interface is
as follows: DT0PRI drives the DIN pin of the AD5025/AD5045/
AD5065, and TSCLK0 drives the SCLK of the parts. The SYNC is
driven from TFS0.
AD5025/
AD5045/
AD5065*
ADSP-BF53x*
SYNC
TFS0
DIN
DT0PRI
SCLK
TSCLK0
*ADDITIONAL PINS OMITTED FOR CLARITY.
06
84
4-
01
2
Figure 46. AD5025/AD5045/AD5065 to Blackfin ADSP-BF53x Interface
AD5025/AD5045/AD5065 to 68HC11/68L11 Interface
Figure 47 shows a serial interface between the AD5025/AD5045/
AD5065 and the 68HC11/68L11 microcontroller. SCK of the
68HC11/68L11 drives the SCLK of the AD5025/AD5045/AD5065,
and the MOSI output drives the serial data line of the DAC.
AD5025/
AD5045/
AD5065*
68HC11/68L11*
SYNC
PC7
SCLK
SCK
DIN
MOSI
*ADDITIONAL PINS OMITTED FOR CLARITY.
06
84
4-
01
3
Figure 47. AD5025/AD5045/AD5065 to 68HC11/68L11 Interface
The SYNC signal is derived from a port line (PC7). The setup
conditions for correct operation of this interface are as follows:
The 68HC11/68L11 is configured with its CPOL bit as 0, and its
CPHA bit as 1. When data is being transmitted to the DAC, the
SYNC line is taken low (PC7). When the 68HC11/68L11 is
configured as described previously, data appearing on the MOSI
output is valid on the falling edge of SCK. Serial data from the
68HC11/68L11 is transmitted in 8-bit bytes with only eight
falling clock edges occurring in the transmit cycle. Data is
transmitted MSB first. To load data to the AD5025/AD5045/
AD5065, PC7 is left low after the first eight bits are transferred,
and a second serial write operation is performed to the DAC.
PC7 is taken high at the end of this procedure.
AD5025/AD5045/AD5065 to 80C51/80L51 Interface
Figure 48 shows a serial interface between the AD5025/AD5045/
AD5065 and the 80C51/80L51 microcontroller. The setup for
the interface is as follows: TxD of the 80C51/80L51 drives SCLK
of the AD5025/AD5045/AD5065, and RxD drives the serial
data line of the part. The SYNC signal is again derived from a
bit-programmable pin on the port. In this case, Port Line P3.3 is
used. When data is to be transmitted to the AD5025/AD5045/
AD5065, P3.3 is taken low. The 80C51/80L51 transmits data in
8-bit bytes only; thus, only eight falling clock edges occur in the
transmit cycle. To load data to the DAC, P3.3 is lept low after
the first eight bits are transmitted, and a second write cycle is
initiated to transmit the second byte of data. P3.3 is taken high
following the completion of this cycle. The 80C51/80L51 outputs
the serial data in LSB-first format. The AD5025/AD5045/AD5065
must receive data with the MSB first. The 80C51/80L51 transmit
routine should take this into account.
AD5025/
AD5045/
AD5065*
SYNC
P3.3
SCLK
TxD
DIN
RxD
*ADDITIONAL PINS OMITTED FOR CLARITY.
80C51/80L51*
06
84
4-
0
14
Figure 48. AD5025/AD5045/AD5065 to 80C51/80L51 Interface
AD5025/AD5045/AD5065 to MICROWIRE Interface
Figure 49 shows an interface between the AD5025/AD5045/
AD5065 and any MICROWIRE-compatible device. Serial data is
shifted out on the falling edge of the serial clock and is clocked into
the AD5025/AD5045/AD5065 on the rising edge of SCLK.
AD5025/
AD5045/
AD5065*
SYNC
CS
DIN
SK
SCLK
SO
*ADDITIONAL PINS OMITTED FOR CLARITY.
MICROWIRE*
06
84
4-
0
15
Figure 49. AD5025/AD5045/AD5065 to MICROWIRE Interface
相關(guān)PDF資料
PDF描述
LTC2753ACUK-16#PBF IC DAC 16BIT DUAL 48-QFN
SY88315BLMG TR IC AMP LIMIT CML TTL SIG 16ML
MAX9003ESA+ IC OP AMP LP HI SPEED 8-SOIC
AD5541ARZ-REEL7 IC DAC 16BIT SRL IN/VOUT 8-SOIC
MAX4374FESD+ IC AMP CURRENT SENSE 14-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5066 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 16-Bit UnBuffered VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
AD5066ARUZ 功能描述:IC DAC 16BIT 2.7-5.5V 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5066ARUZ 制造商:Analog Devices 功能描述:IC DAC 16BIT TSSOP-16
AD5066ARUZ-REEL7 功能描述:IC DAC 16BIT 2.7-5.5V QD 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
AD5066BRUZ 功能描述:IC DAC 16BIT 2.7-5.5V 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*