- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9293 > AD5172BRMZ10 (Analog Devices Inc)IC POT DUAL 10K 256POS 10MSOP PDF資料下載
參數(shù)資料
| 型號： | AD5172BRMZ10 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DUAL 10K 256POS 10MSOP |
| 標準包裝： | 50 |
| 接片： | 256 |
| 電阻（歐姆）： | 10k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標準值 35 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 10-MSOP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5172/AD5173
Data Sheet
Rev. I | Page 18 of 28
ESD PROTECTION
All digital inputs, SDA, SCL, AD0, and AD1, are protected with
a series input resistor and parallel Zener ESD structures, as
shown in Figure 43 and Figure 44.
LOGIC
340
GND
04103-
030
Figure 43. ESD Protection of Digital Pins
A, B, W
GND
04103-
031
Figure 44. ESD Protection of Resistor Terminals
TERMINAL VOLTAGE OPERATING RANGE
boundary conditions for proper 3-terminal digital potenti-
ometer operation. Supply signals present on Terminal A,
Terminal B, and Terminal W that exceed VDD or GND are
clamped by the internal forward-biased diodes (see Figure 45).
GND
A
W
B
VDD
04103-
032
Figure 45. Maximum Terminal Voltages Set by VDD and GND
POWER-UP SEQUENCE
Because the ESD protection diodes limit the voltage compliance
at Terminal A, Terminal B, and Terminal W (see Figure 45), it
is important to power VDD/GND before applying voltage to
Terminal A, Terminal B, and Terminal W. Otherwise, the diode
is forward-biased such that VDD is powered unintentionally and
may affect the rest of the user’s circuit. The ideal power-up
sequence is GND, VDD, digital inputs, and then VA/VB/VW. The
relative order of powering VA, VB, VW, and the digital inputs is
not important, as long as they are powered after VDD/GND.
POWER SUPPLY CONSIDERATIONS
To minimize the package pin count, both the one-time pro-
gramming and normal operating voltage supplies are applied to
employ fuse link technology that requires 5.6 V to 5.8 V to blow
the internal fuses to achieve a given setting, but normal VDD can
be 2.7 V to 5.5 V. Such dual-voltage requirements need isolation
between the supplies if VDD is lower than the required VDD_OTP.
The fuse programming supply (either an on-board regulator or
rack-mount power supply) must be rated at 5.6 V to 5.8 V and
must be able to provide a 100 mA transient current for 400 ms
for successful one-time programming. When programming
is completed, the VDD_OTP supply must be removed to allow
normal operation at 2.7 V to 5.5 V; the device consumes only
microamps of current.
VDD
2.7V
5.7V
P1
P1 = P2 = FDV302P, NDS0610
R1
10k
P2
C1
10F
C2
0.1F
APPLY FOR OTP ONLY
AD5172/
AD5173
04103-
035
Figure 46. Isolate 5.7 V OTP Supply from 2.7 V Normal Operating Supply
For example, for those who operate their systems at 2.7 V, use of
the bidirectional, low threshold, P-channel MOSFETs is recom-
mended for the isolation of the supply. As shown in Figure 46,
this assumes that the 2.7 V system voltage is applied first and
that the P1 and P2 gates are pulled to ground, thus turning on
the factory tester applies the VDD_OTP to both the VDD and the
MOSFET gates, thus turning P1 and P2 off. To program the
the OTP command at this time. When the OTP is completed,
or AD5173 is fixed permanently.
internal fuses. Always apply the 5.6 V to 5.8 V one-time pro-
gram voltage requirement at the first fuse programming attempt.
Failure to comply with this requirement may lead to changing
the fuse structures, rendering programming inoperable.
Care should be taken when SCL and SDA are driven from a low
voltage logic controller. Users must ensure that the logic high
level is between 0.7 V × VDD and VDD + 0.5 V.
Poor PCB layout introduces parasitics that can affect fuse
programming. Therefore, it is recommended to add a 1 F to
10 F tantalum capacitor in parallel with a 1 nF ceramic capacitor
as close as possible to the VDD pin. The type and value chosen for
both capacitors are important. These capacitors work together to
provide both fast responsiveness and large supply current handling
with minimum supply droop during transients. As a result,
these capacitors increase the OTP programming success by not
inhibiting the proper energy needed to blow the internal fuses.
Additionally, C1 minimizes transient disturbance and low
frequency ripple, whereas C2 reduces high frequency noise
during normal operation.
相關PDF資料 |
PDF描述 |
|---|---|
| AD5172BRMZ50 | IC DGTL POT DUAL 50K 10-MSOP |
| VI-26K-MY-F4 | CONVERTER MOD DC/DC 40V 50W |
| VI-26K-MY-F2 | CONVERTER MOD DC/DC 40V 50W |
| GTC020R-20-27P | CONN RCPT 14POS BOX MNT W/PINS |
| MC10EP195MNR4G | IC DELAY LINE 1024TAP 32QFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5172BRMZ100 | 功能描述:IC DGTL POT DUAL 100K I2C 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 數(shù)字電位器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| AD5172BRMZ100100 | 制造商:Analog Devices 功能描述:AD5172BRM100 256-step dual pot, 100K |
| AD5172BRMZ1002 | 制造商:AD 制造商全稱:Analog Devices 功能描述:256-Position, One-Time Programmable, Dual-Channel, I2C Digital Potentiometers |
| AD5172BRMZ100-RL7 | 功能描述:IC DGTL POT DUAL 100K I2C 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5172BRMZ100-RL72 | 制造商:AD 制造商全稱:Analog Devices 功能描述:256-Position, One-Time Programmable, Dual-Channel, I2C Digital Potentiometers |
發(fā)布緊急采購，3分鐘左右您將得到回復。