- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373870 > AD5203AR10 (ANALOG DEVICES INC) 4-Channel, 64-Position Digital Potentiometer PDF資料下載
參數(shù)資料
| 型號： | AD5203AR10 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字電位計 |
| 英文描述： | 4-Channel, 64-Position Digital Potentiometer |
| 中文描述： | 10K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 64 POSITIONS, PDSO24 |
| 封裝： | SOIC-24 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 259K |
| 代理商： | AD5203AR10 |
AD5203
–10–
REV. 0
PROGRAMMING THE POTENTIOMETER DIVIDER
Voltage Output Operation
The digital potentiometer easily generates an output voltage
proportional to the input voltage applied to a given terminal.
For example connecting A–terminal to +5 V and B–terminal to
ground produces an output voltage at the wiper which can be
any value starting at zero volts up to 1 LSB less than +5 V.
Each LSB of voltage is equal to the voltage applied across ter-
minal AB divided by the 64 position resolution of the potenti-
ometer divider. The general equation defining the output
voltage with respect to ground for any given input voltage ap-
plied to terminals AB is:
V
W
(
Dx
) =
Dx
/64
×
V
AB
+
V
B
Operation of the digital potentiometer in the divider mode
results in more accurate operation over temperature. Here the
output voltage is dependent on the ratio of the internal resistors
not the absolute value, therefore the drift improves to 20 ppm/
°
C.
DIGITAL INTERFACING
The AD5203 contains a standard three-wire serial input control
interface. The three inputs are clock (CLK),
CS
and serial data
input (SDI). The positive-edge sensitive CLK input requires
clean transitions to avoid clocking incorrect data into the serial
input register. Standard logic families work well. If mechanical
switches are used for product evaluation they should be de-
bounced by a flip-flop or other suitable means. The Figure 35
block diagram shows more detail of the internal digital cir-
cuitry. When
CS
is taken active low the clock loads data into
the serial register on each positive clock edge, see Table III.
AGND
A1
W1
B1
V
DD
AD5203
CS
CLK
6
D5
D0
EN
ADDR
DEC
A1
A0
SDI
DI
SER
REG
D0
D5
SDO
DO
DGND
A4
W4
B4
SHDN
RS
DAC
LAT
#1
R
R
D5
D0
DAC
LAT
#4
R
R
Figure 35. Block Diagram
The serial-data-output (SDO) pin contains an open drain
n-channel FET. This output requires a pull-up resistor in order
to transfer data to the next package’s SDI pin. The pull-up
resistor termination voltage may be larger than the V
DD
supply
of the AD5203 SDO output device, e.g., the AD5203 could
operate at V
DD
= 3.3 V and the pull-up for interface to the next
device could be set at +5 V. This allows for daisy chaining sev-
eral RDACs from a single processor serial data line. Clock pe-
riod needs to be increased when using a pull-up resistor to the
SDI pin of the following device in the series. Capacitive loading
at the daisy chain node SDO-SDI between devices must be
accounted for to successfully transfer data. When daisy chaining
is used, the
CS
should be kept low until all the bits of every
package are clocked into their respective serial registers insuring
that the address bits and data bits are in the proper decoding
location. This would require 16 bits of address and data comply-
ing to the word format provided in Table I if two AD5203 four-
channel RDACs are daisy chained. During shutdown,
SHDN
the SDO output pin is forced to the off (logic high state) to
disable power dissipation in the pull-up resistor. See Figure 37
for equivalent SDO output circuit schematic.
Table II. Input Logic Control Truth Table
CLK
CS
RS
SHDN
Register Activity
L
P
L
L
H
H
H
H
No SR effect, enables SDO pin.
Shift one bit in from the SDI pin.
The eighth previously entered bit
is shifted out of the SDO pin.
Load SR data into RDAC latch
based on A1, A0 decode (Table III).
No Operation.
Sets all RDAC latches to midscale,
wiper centered and SDO latch
cleared.
Latches all RDAC latches to 20
H
.
Open circuits all Resistor A–termi-
nals, connects W to B, turns off
SDO output transistor.
X
P
H
H
X
X
H
X
H
L
H
H
X
X
H
H
P
H
H
L
NOTE: P = positive edge, X = don’t care, SR = shift register.
Table III. Address Decode Table
A1
A0
Latch Decoded
0
0
1
1
0
1
0
1
RDAC#1
RDAC#2
RDAC#3
RDAC#4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5203AR100 | 4-Channel, 64-Position Digital Potentiometer |
| AD5203ARU10 | ECONOLINE: RO & RE - Industry Standard Pinout- 1kVDC & 2kVDC Isolation- UL94V-0 Package Material- Toroidal Magnetics- Fully Encapsulated- Custom Solutions Available- Efficiency to 85% |
| AD5203ARU100 | 4-Channel, 64-Position Digital Potentiometer |
| AD5206BR10 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD5206BR100 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5203AR100 | 制造商:Analog Devices 功能描述:Digital Potentiometer 64POS 100KOhm Quad 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:QUAD 6-BIT POTENTIOMETER - Bulk |
| AD5203AR100-REEL | 制造商:Analog Devices 功能描述:Digital Potentiometer 64POS 100KOhm Quad 24-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:QUAD 6-BIT POTENTIOMETER - Tape and Reel |
| AD5203AR10-REEL | 制造商:Analog Devices 功能描述:Digital Potentiometer 64POS 10KOhm Quad 24-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AD5203ARU10 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD5203ARU100 | 制造商:Rochester Electronics LLC 功能描述:QUAD 6-BIT POTENTIOMETER - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。