參數(shù)資料
型號： AD5233BRUZ10-R7
廠商： Analog Devices Inc
文件頁數(shù)： 11/32頁
文件大?。?/td> 0K
描述： IC DGTL POT QUAD 64POS 24-TSSOP
標(biāo)準(zhǔn)包裝： 1,000
接片： 64
電阻（歐姆）： 10k
電路數(shù)： 4
溫度系數(shù)： 標(biāo)準(zhǔn)值 600 ppm/°C
存儲器類型： 非易失
接口： 4 線 SPI（芯片選擇）
電源電壓： 2.7 V ~ 5.5 V，±2.25 V ~ 2.75 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 24-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 24-TSSOP
包裝： 帶卷 (TR)
AD5233
Rev. B | Page 19 of 32
ADVANCED CONTROL MODES
The AD5233 digital potentiometer includes a set of user
programming features to address the wide number of
applications for these universal adjustment devices.
Key programming features include
Scratchpad programming to any desirable values
Nonvolatile memory storage of the scratchpad RDAC
register value in the EEMEM register
Increment and decrement instructions for the RDAC
wiper register
Left- and right-bit shift of the RDAC wiper register to
achieve ±6 dB level changes
Eleven extra bytes of user-addressable nonvolatile memory
Linear Increment and Decrement Instructions
The increment and decrement instructions (14, 15, 6, and 7)
are useful for linear step-adjustment applications. These com-
mands simplify microcontroller software coding by allowing the
controller to send just an increment or decrement command to
the device.
For an increment command, executing Instruction 14 with
the proper address automatically moves the wiper to the next
resistance segment position. Instruction 15 performs the same
function, except that the address does not need to be specified.
All RDACs are changed at the same time.
Logarithmic Taper Mode Adjustment
Four programming instructions produce logarithmic taper
increment and decrement of the wiper. These settings are
activated by the 6 dB increment and 6 dB decrement instruc-
tions (12, 13, 4, and 5). For example, starting at zero scale,
executing the increment Instruction 12 seven times moves
the wiper in 6 dB per step from 0% to full scale, RAB. The 6 dB
increment instruction doubles the value of the RDAC register
contents each time the command is executed. When the wiper
position is near the maximum setting, the last 6 dB increment
instruction causes the wiper to go to the full-scale 6310 code
position. Further 6 dB per increment instructions do not
change the wiper position beyond its full scale.
The 6 dB step increments and 6 dB step decrements are achieved
by shifting the bit internally to the left or right, respectively.
The following information explains the nonideal ±6 dB step
adjustment under certain conditions. Table 8 illustrates the
operation of the shifting function on the RDAC register data
bits. Each table row represents a successive shift operation.
Note that the left-shift 12 and 13 instructions were modified
such that, if the data in the RDAC register is equal to zero and
the data is shifted left, the RDAC register is then set to Code 1.
Similarly, if the data in the RDAC register is greater than or
equal to midscale and the data is shifted left, then the
data in the RDAC register is automatically set to full scale. This
makes the left-shift function as ideal a logarithmic adjustment
as possible.
The right-shift 4 and 5 instructions are ideal only if the LSB is
0 (ideal logarithmic = no error). If the LSB is a 1, the right-shift
function generates a linear half-LSB error, which translates to
a number-of-bits-dependent logarithmic error, as shown in
Figure 42. The plot shows the error of the odd numbers of bits
for the AD5233.
Table 8. Detail Left-Shift and Right-Shift Functions for
6 dB Step Increment and Decrement
Left-Shift
(+6 dB/Step)
Right-Shift
(–6 dB/Step)
00 0000
11 1111
00 0001
01 1111
00 0010
00 1111
00 0100
00 0111
00 1000
00 0011
01 0000
00 0001
10 0000
00 0000
11 1111
00 0000
11 1111
00 0000
Actual conformance to a logarithmic curve between the data
contents in the RDAC register and the wiper position for each
right-shift 4 and 5 command execution contains an error only
for odd numbers of bits. Even numbers of bits are ideal. The
graph in Figure 42 shows plots of log error [20 × log10 (error/
code)] for the AD5233. For example, Code 3 log error = 20 ×
log10 (0.5/3) = 15.56 dB, which is the worst-case scenario. The
plot of log error is more significant at the lower codes.
CODE (Decimal)
0
E
RRO
R
(
d
B)
–10
–50
–40
–30
–20
–15.56dB @ CODE 3
5
10
152025
30354045 505560
65
02
79
4-
0
43
Figure 42. Plot of Log Error Conformance for Odd Numbers of Bits Only (Even
Numbers of Bits are Ideal)
相關(guān)PDF資料
PDF描述
MS27484E16F35SD CONN PLUG 55POS STRAIGHT W/SCKT
DS1100LZ-30+T IC DELAY LINE 5TAP 30NS 8-SOIC
VI-B4Z-MW-F1 CONVERTER MOD DC/DC 2V 40W
VI-B4Y-MY-F1 CONVERTER MOD DC/DC 3.3V 33W
DS1100LZ-50+T IC DELAY LINE 5TAP 50NS 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5233BRUZ50 功能描述:IC POT QUAD 50K 64POS 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT
AD5233BRUZ50-R7 功能描述:IC DGTL POT QUAD 64POS 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR)
AD5235 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit Dual Nonvolatile Memory Digital Potentiometer
AD5235BRU25 制造商:Analog Devices 功能描述:Digital Potentiometer 1024POS 25KOhm Dual 16-Pin TSSOP 制造商:Analog Devices 功能描述:IC DIGITAL POT 25KOHM 1024 DUAL 16-TSSO
AD5235BRU250 制造商:Analog Devices 功能描述:Digital Potentiometer 1024POS 250KOhm Dual 16-Pin TSSOP 制造商:Analog Devices 功能描述:IC DUAL DIGITAL POT. 10-BIT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*