- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9430 > AD5243BRMZ50 (Analog Devices Inc)IC POT DGTL DUAL 256POS 10-MSOP PDF資料下載
參數(shù)資料
| 型號： | AD5243BRMZ50 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DGTL DUAL 256POS 10-MSOP |
| 標準包裝： | 50 |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標準值 35 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | I²C |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 10-MSOP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 787 (CN2011-ZH PDF) |
| 配用： | AD5243EVAL-ND - BOARD EVAL FOR AD5243 |
AD5243/AD5248
Data Sheet
Rev. B | Page 16 of 20
I2C INTERFACE
I2C COMPATIBLE, 2-WIRE SERIAL BUS
The 2-wire, I2C-compatible serial bus protocol operates as follows:
1. The master initiates data transfer by establishing a start
condition, which is when a high-to-low transition on the
SDA line occurs while SCL is high (see Figure 45). The
following byte is the slave address byte, which consists of
the slave address followed by an R/W bit (this bit deter-
mines whether data is read from or written to the slave
device). The AD5243 has a fixed slave address byte,
whereas the AD5248 has two configurable address bits,
AD0 and AD1 (see Figure 10).
The slave whose address corresponds to the transmitted
address responds by pulling the SDA line low during the
ninth clock pulse (this is called the acknowledge bit). At
this stage, all other devices on the bus remain idle while the
selected device waits for data to be written to or read from
its serial register. If the R/W bit is high, the master reads
from the slave device. On the other hand, if the R/W bit is
low, the master writes to the slave device.
2. In the write mode, the second byte is the instruction byte.
The first bit (MSB) of the instruction byte is the RDAC
subaddress select bit. A logic low selects Channel 1 and a
logic high selects Channel 2.
The second MSB, SD, is a shutdown bit. A logic high causes
an open circuit at Terminal A while shorting the wiper to
Terminal B. This operation yields almost 0 in rheostat
mode or 0 V in potentiometer mode. It is important to
note that the shutdown operation does not disturb the
contents of the register. When the AD5243 or AD5248 is
brought out of shutdown, the previous setting is applied to
the RDAC. In addition, during shutdown, new settings can
be programmed. When the part is returned from shutdown,
the corresponding VR setting is applied to the RDAC.
The remainder of the bits in the instruction byte are don’t
care bits (see Figure 10).
After acknowledging the instruction byte, the last byte in
write mode is the data byte. Data is transmitted over the
serial bus in sequences of nine clock pulses (eight data bits
followed by an acknowledge bit). The transitions on the
SDA line must occur during the low period of SCL and
remain stable during the high period of SCL (see Figure 45
and Figure 46).
3. In the read mode, the data byte follows immediately after the
acknowledgment of the slave address byte. Data is transmitted
over the serial bus in sequences of nine clock pulses (a slight
difference with the write mode, where there are eight data bits
followed by an acknowledge bit). Similarly, the transitions
on the SDA line must occur during the low period of SCL and
remain stable during the high period of SCL (see Figure 47
and Figure 48).
Note that the channel of interest is the one that is previously
selected in write mode. If users need to read the RDAC
values of both channels, they need to program the first
channel in write mode and then change to read mode to
read the first channel value. After that, the user must return
the device to write mode with the second channel selected
and read the second channel value in read mode. It is not
necessary for users to issue the Frame 3 data byte in write
mode for subsequent readback operation. Users should refer
to Figure 47 and Figure 48 for the programming format.
4. After all data bits have been read or written, a stop condition
is established by the master. A stop condition is defined as
a low-to-high transition on the SDA line while SCL is high.
In write mode, the master pulls the SDA line high during
45 and Figure 46). In read mode, the master issues a no
acknowledge for the ninth clock pulse (that is, the SDA line
remains high). The master then brings the SDA line low
before the 10th clock pulse, which goes high to establish a
stop condition (see Figure 47 and Figure 48).
A repeated write function provides the user with the flexibility
of updating the RDAC output multiple times after addressing
and instructing the part only once. For example, after the
RDAC has acknowledged its slave address and instruction
bytes in write mode, the RDAC output updates on each
successive byte. If different instructions are needed, however,
the write/read mode must restart with a new slave address,
instruction, and data byte. Similarly, a repeated read function
of the RDAC is also allowed.
相關PDF資料 |
PDF描述 |
|---|---|
| IDT72V90823PFG | IC DGTL SW ST-BUS/GCI 100-TQFP |
| MCP79401-I/ST | IC RTCC 64B SRAM EUI-48 8-TSSOP |
| AD5243BRMZ2.5 | IC POT DGTL DUAL 2.5K I2C 10MSOP |
| MCP79410-I/SN | IC RTC ALARM NVSRAM 8SOIC |
| AD5243BRMZ10 | IC DGTL POT DUAL 10K I2C 10-MSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5243BRMZ50-RL7 | 功能描述:IC DGTL POT DUAL 50K 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5243EVAL | 功能描述:BOARD EVAL FOR AD5243 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:數(shù)字電位器 嵌入式:- 已用 IC / 零件:AD5258 主要屬性:- 次要屬性:- 已供物品:板 相關產(chǎn)品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP |
| AD5245 | 制造商:AD 制造商全稱:Analog Devices 功能描述:256-Position I2C Compatible Digital Potentiometer |
| AD5245BRJ10 | 制造商:AD 制造商全稱:Analog Devices 功能描述:256-Position I2C-Compatible Digital Potentiometer |
| AD5245BRJ100-R2 | 制造商:Analog Devices 功能描述:Digital Potentiometer 256POS 100KOhm Single 8-Pin SOT-23 T/R 制造商:Analog Devices 功能描述:IC DIGITAL POT. 8-BIT I2C |
發(fā)布緊急采購，3分鐘左右您將得到回復。