- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373874 > AD5252BRU10-RL7 (ANALOG DEVICES INC) 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 PDF資料下載
參數(shù)資料
| 型號： | AD5252BRU10-RL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字電位計 |
| 英文描述： | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| 中文描述： | DUAL 10K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO14 |
| 封裝： | MO-153AB-1, TSSOP-14 |
| 文件頁數(shù)： | 15/28頁 |
| 文件大小： | 859K |
| 代理商： | AD5252BRU10-RL7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5251/AD5252
I
2
C COMPATIBLE 2-WIRE SERIAL BUS
Rev.0 | Page 15 of 28
SDA
FRAME 1
SLAVE ADDRESS BYTE
FRAME 2
INSTRUCTION BYTE
SCL
ACK. BY
AD525x
ACK. BY
AD525x
ACK. BY
AD525x
FRAME 1
DATA BYTE
STOP BY
MASTER
0
START BY
MASTER
0
1
1
0
1
1
AD1 AD0 R/W
X
X
X
X
X
X
X
X
D7
D6
D5
D4
D3
D2
D1
D0
9
1
9
1
9
Figure 13. General I
2
C Write Pattern
0
SDA
FRAME 1
SLAVE ADDRESS BYTE
FRAME 2
RDAC REGISTER
SCL
ACK. BY
AD525x
NO ACK. BY
MASTER
STOP BY
MASTER
START BY
MASTER
0
1
1
0
1
1
AD1 AD0
D7
D6
D5
D4
D3
D2
D1
D0
9
1
9
R/W
Figure 14. General I
2
C Read Pattern
The first byte of the AD5251/AD5252 is a slave address byte
(see Figure 12 and Figure 13). It has a 7-bit slave address and an
R/W bit. The 5 MSBs of the slave address are 01011, and the
following 2 LSBs are determined by the states of the AD1 and
AD0 pins. AD1 and AD0 allow the user to place up to four
parts on one bus.
AD5251/AD5252 can be controlled via an I
2
C compatible serial
bus, and are connected to this bus as slave devices. The 2-wire
I
2
C serial bus protocol (see Figure 13 and Figure 14) follows:
1.
The master initiates a data transfer by establishing a start
condition, such that SDA goes from high to low while SCL
is high (see Figure 13). The following byte is the slave
address byte, which consists of the 5 MSBs of a slave
address defined as 01011. The next two bits are AD1 and
AD0, I
their AD1 and AD0 bits, four parts can be addressed on
the same bus. The last LSB, the R/W bit, determines
whether data is read from or written to the slave device.
SCL (see Figure 13).
2
C device address bits. Depending on the states of
The slave whose address corresponds to the transmitted
address responds by pulling the SDA line low during the
ninth clock pulse (this is called an acknowledge bit). At this
stage, all other devices on the bus remain idle while the
selected device waits for data to be written to or read from
its serial register.
2.
In the write mode (except when restoring EEMEM to the
RDAC register), there is an instruction byte that follows
the slave address byte. The MSB of the instruction byte is
labeled CMD/REG. MSB = 1 enables CMD, the command
instruction byte; MSB = 0 enables general register writing.
The third MSB in the instruction byte, labeled EE/RDAC,
is true only when MSB = 0 or is in general writing mode.
EE enables the EEMEM register and REG enables the
RDAC register. The 5 LSBs, A4 to A0, designate the
addresses of the EEMEM and RDAC registers, (see Figure
7 and Figure 8). When MSB = 1 or when in CMD mode,
the four bits following MSB are C3 to C1, which
correspond to 12 predefined EEMEM controls and quick
commands; there also are four factory reserved commands.
The 3 LSBs—A2, A1, and A0—are four addresses, but only
001 and 011 are used for RDAC1 and RDAC3, respectively
(see Figure 10). After acknowledging the instruction byte,
the last byte in the write mode is the data byte. Data is
transmitted over the serial bus in sequences of nine clock
pulses (eight data bits followed by an acknowledge bit).
The transitions on the SDA line must occur during the low
period of SCL and remain stable during the high period of
3.
In current read mode, the RDAC0 data byte immediately
follows the acknowledgment of the slave address byte.
After an acknowledgement, RDAC1 follows, then RDAC2,
and so on (there is a slight difference in write mode, where
the last eight data bits representing RDAC3 data are
followed by a no acknowledge bit). Similarly, the
transitions on the SDA line must occur during the low
period of SCL and remain stable during the high period of
SCL (see Figure 14). Another reading method, random
read method, is shown in Figure 10.
4.
When all data bits have been read or written, a stop
condition is established by the master. A stop condition is
defined as a low-to-high transition on the SDA line while
SCL is high. In write mode, the master pulls the SDA line
high during the 10th clock pulse to establish a stop
condition (see Figure 13). In read mode, the master issues a
no acknowledge for the ninth clock pulse, i.e., the SDA line
remains high. The master then brings the SDA line low
before the 10
th
clock pulse, which goes high to establish a
stop condition (see Figure 14).
相關PDF資料 |
PDF描述 |
|---|---|
| AD5252BRU100 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD5252BRU100-RL7 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD5252BRU50-RL7 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD5251BRU1-RL7 | Memory Card Socket; No. of Contacts:50; Leaded Process Compatible:Yes; Mounting Type:Surface Mount; Peak Reflow Compatible (260 C):Yes; Gender:Male; No. of Rows:1; Width:31.60mm RoHS Compliant: Yes |
| AD5251EVAL | Memory Card Socket; No. of Contacts:50; Leaded Process Compatible:Yes; Mounting Type:Surface Mount; Peak Reflow Compatible (260 C):Yes; Gender:Male; No. of Rows:1; Width:31.60mm RoHS Compliant: Yes |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5252BRU1-RL7 | 功能描述:IC DCP DUAL 1K 256POS 14TSSOP TR RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5252BRU50 | 功能描述:IC DCP DUAL 50K 256POS 14TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5252BRU50-RL7 | 功能描述:IC DCP DUAL 50K 256POS 14TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5252BRUZ1 | 功能描述:IC DGTL POT DUAL 1K I2C 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| AD5252BRUZ10 | 功能描述:IC DIG POT DUAL 256 10K 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
發(fā)布緊急采購，3分鐘左右您將得到回復。