- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9293 > AD5260BRUZ200-RL7 (Analog Devices Inc)IC POT DGTL 256POS SPI 14-TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5260BRUZ200-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DGTL 256POS SPI 14-TSSOP |
| 標準包裝： | 1,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 200k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標準值 35 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | 4 線 SPI（芯片選擇） |
| 電源電壓： | 4.5 V ~ 16.5 V，±4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 14-TSSOP |
| 包裝： | 帶卷 (TR) |
AD5260/AD5262
Rev. A | Page 15 of 24
THEORY OF OPERATION
The AD5260/AD5262 provide a single- or dual-channel, 256-
position, digitally controlled variable resistor (VR) device and
operate up to 15 V maximum voltage. Changing the programmed
VR settings is accomplished by clocking an 8-/9-bit serial data
word into the SDI (serial data input) pin. For the AD5262, the
format of this data word is one address bit. A0 represents the
first bit, B8, followed by eight data bits, B7 to B0, with MSB
format. See Table 7 for the AD5262 address assignment to decode
the location of the VR latch receiving the serial register data in
Bit B7 through Bit B0. VR outputs can be changed one at a time
in random sequence. The AD5260/AD5262 preset to a midscale,
simplifying fault condition recovery at power-up. Midscale can
also be achieved at any time by asserting the PR pin. Both parts
have an internal power-on preset that places the wiper in a
midscale preset condition at power-on. Operation of the power-
on preset function depends only on the state of the VL pin.
The AD5260/AD5262 contain a power shutdown SHDN pin
that places the RDAC in an almost zero power consumption
state where Terminals Ax are open circuited and the Wiper W
is connected to B, resulting in only leakage currents being con-
sumed in the VR structure. In the shutdown mode, the VR latch
settings are maintained so that, when returning to operational
mode from power shutdown, the VR settings return to their
previous resistance values.
Table 7. AD5262 Address Decode Table
A0
Latch Loaded
0
RDAC1
1
RDAC2
DIGITAL INTERFACING
The AD5260/AD5262 contain a 4-wire SPI-compatible digital
interface (SDI, SDO, CS, and CLK). For the AD5260, the 8-bit
serial word must be loaded with the MSB first. The format of
the word is shown in
. For the AD5262, the 9-bit serial
word must be loaded with Address Bit A0 first, then the MSB
of the data. The format of the word is shown in
.
A0
SER
REG
D7
D6
D5
D4
D3
D2
D1
D0
A1
W1
B1
VDD
CS
CLK
SDO
A2
W2
B2
GND
RDAC
LATCH
2
PR
RDAC
LATCH
1
PR
SDI
VL
VSS
SHDN
POWER-
ON
PRESET
EN
ADDR
DEC
02
695-
0
48
Figure 47. AD5262 Block Diagram
The positive-edge sensitive CLK input requires clean transitions
to avoid clocking incorrect data into the serial input register. Stand-
ard logic families work well. If mechanical switches are used for
product evaluation, they should be debounced by a flip-flop or
other suitable means. Figure 47 shows more detail of the inter-
nal digital circuitry. When CS is low, the clock loads data into
the serial input register on each positive clock edge (see
).
Table 8. Truth Table1
CLK
CS
PR
SHDN
Register Activity
Low
High
No SR effect, enables SDO pin.
↑
Low
High
Shift one bit in from the SDI pin.
The eighth previously entered
bit is shifted out of the SDO pin.
X
↑
High
Load SR data into RDAC latch.
X
High
No operation.
X
Low
High
Sets all RDAC latches to half
scale, wiper centered, and SDO
latch cleared.
X
High
↑
High
Latches all RDAC latches to 0x80.
X
High
Low
Open circuits all Resistor A
terminals, connects W to B, and
turns off SDO output transistor.
1
↑ = positive edge, X = don’t care, SR = shift register.
The data setup and data hold times in Table 1 determine the
data valid time requirements. The AD5260 uses an 8-bit serial
input data register word that is transferred to the internal
RDAC register when the CS line returns to logic high. For the
AD5262, the last nine bits of the data word entered into the
serial register are held when CS returns high. Any extra bits are
ignored. At the same time CS goes high, it gates the address
decoder, enabling one of two positive edge-triggered AD5262
RDAC latches (see
).
相關PDF資料 |
PDF描述 |
|---|---|
| VI-262-MY-F4 | CONVERTER MOD DC/DC 15V 50W |
| AD5280BRUZ200-R7 | IC POT DGTL 200K 256POS 14TSSOP |
| DS1100Z-300+ | IC DELAY LINE 5TAP 300NS 8-SOIC |
| AD5260BRUZ50-REEL7 | IC DGTL POT SNGL 50K 14-TSSOP |
| DS1100Z-300 | IC DELAY LINE 5TAP 300NS 8-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5260BRUZ20-RL7 | 功能描述:IC DCP 1CH 20K SPI 14-TSSOP TR RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5260BRUZ50 | 功能描述:IC DGTL POT 50K SPI 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| AD5260BRUZ50-REEL7 | 功能描述:IC DGTL POT SNGL 50K 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5262 | 制造商:AD 制造商全稱:Analog Devices 功能描述:256-Position and 33-Position Digital Potentiometers |
| AD5262BRU20 | 功能描述:IC POT DUAL 20K 256POS 16TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。