- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9293 > AD5280BRUZ200-R7 (Analog Devices Inc)IC POT DGTL 200K 256POS 14TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5280BRUZ200-R7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/28頁 |
| 文件大小： | 0K |
| 描述： | IC POT DGTL 200K 256POS 14TSSOP |
| 標準包裝： | 1,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 200k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標準值 30 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 4.5 V ~ 16.5 V，±4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5280/AD5282
Rev. C | Page 18 of
28
LEVEL SHIFT FOR BIDIRECTIONAL INTERFACE
V
While most old systems can be operated at one voltage, a new
component can be optimized at another. When two systems
operate the same signal at two different voltages, proper level
shifting is needed. For instance, a 3.3 V EEPROM can interface
with a 5 V digital potentiometer. A level-shift scheme is needed
to enable a bidirectional communication so that the setting of
the digital potentiometer can be stored to and retrieved from
the EEPROM. Figure 49 shows one of the implementations.
M1 and M2 can be any N-channel signal FETs or low threshold
FDV301N if VDD falls below 2.5 V.
DD
RP
G
M1
M2
5V
AD5282
SCL2
SDA2
SCL1
SDA1
3.3V
EEPROM
VDD1 = 3.3V
VDD2 = 5V
SD
G
SD
02
92
9-
04
LEVEL SHIFTED
8
Figure 49. Level Shift for Different Potential Operation
LEVEL SHIFT FOR NEGATIVE VOLTAGE
OPERATION
The digital potentiometer is popular in laser diode driver
applications and certain telecommunications equipment level-
setting applications. These applications are sometimes
operated between ground and a negative supply voltage such
that the systems can be biased at ground to avoid large bypass
capacitors that may significantly impede the ac performance.
Like most digital potentiometers, the AD5280/AD5282 can be
configured with a negative supply (see Figure 50).
–5V
LEVEL SHIFTED
VDD
VSS
GND
SDA
SCL
02
92
9-
0
49
Figure 50. Biased at Negative Voltage
However, the digital inputs must also be level shifted to allow
proper operation because the ground is referenced to the
negative potential. Figure 51 shows one implementation with a
few transistors and a few resistors. When VIN is below the Q3
threshold value, Q3 is off, Q1 is off, and Q2 is on. In this state,
VOUT approaches 0 V. When VIN is above 2 V, Q3 is on, Q1 is on,
and Q2 is turned off. In this state, VOUT is pulled down to VSS.
Be aware that proper time shifting is also needed for successful
communication with the device.
+5V
0
Q3
R2
10k
R3
10k
VSS = –5V
VOUT
–5V
0
Q1
Q2
VIN
0
02
92
9-
0
50
Figure 51. Level Shift for Bipolar Potential Operation
ESD PROTECTION
All digital inputs are protected with a series input resistor and
parallel Zener ESD structures, as shown in Figure 52. The
protection applies to digital inputs SDA, SCL, and SHDN.
LOGIC
340
VSS
02
92
9-
0
51
Figure 52. ESD Protection of Digital Pins
TERMINAL VOLTAGE OPERATING RANGE
The AD5280/AD5282 positive VDD and negative VSS power
supply defines the boundary conditions for proper 3-terminal
digital potentiometer operation. Supply signals present on
Resistor Terminal A, Resistor Terminal B, and Wiper Terminal
W that exceed VDD or VSS are clamped by the internal forward-
biased diodes (see Figure 53).
VDD
A
W
B
VSS
02
92
9-
05
3
Figure 53. Maximum Terminal Voltages Set by VDD and VSS
POWER-UP SEQUENCE
Because there are ESD protection diodes that limit the voltage
compliance at Terminal A, Terminal B, and Terminal W (see
voltage to the A, B, and W terminals. Otherwise, the diode is
forward biased such that VDD/VSS is unintentionally powered,
which may affect the rest of the user’s circuit. The ideal power-
up sequence is the following: GND, VDD, VSS, digital inputs, and
VA/VB/VW. The order of powering VA/VB/VW and digital inputs
is not important as long as they are powered after VDD/VSS.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1100Z-300+ | IC DELAY LINE 5TAP 300NS 8-SOIC |
| AD5260BRUZ50-REEL7 | IC DGTL POT SNGL 50K 14-TSSOP |
| DS1100Z-300 | IC DELAY LINE 5TAP 300NS 8-SOIC |
| VI-262-MY-F3 | CONVERTER MOD DC/DC 15V 50W |
| AD5280BRUZ20-REEL7 | IC DGTL POT 20K +15V 14-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5280BRUZ200-R72 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single/Dual,15 V/5 V,256-Position I2C-Compatible Digital Potentiometer |
| AD5280BRUZ202 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single/Dual,15 V/5 V,256-Position I2C-Compatible Digital Potentiometer |
| AD5280BRUZ20-REEL7 | 功能描述:IC DGTL POT 20K +15V 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5280BRUZ20-REEL72 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single/Dual,15 V/5 V,256-Position I2C-Compatible Digital Potentiometer |
| AD5280BRUZ50 | 功能描述:IC DGTL POT 15V 50K 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。