- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373877 > AD5315ARM-REEL7 (ANALOG DEVICES INC) 2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs PDF資料下載
參數(shù)資料
| 型號： | AD5315ARM-REEL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | 2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs |
| 中文描述： | SERIAL INPUT LOADING, 7 us SETTLING TIME, 10-BIT DAC, PDSO10 |
| 封裝： | MO-187BA, MSOP-10 |
| 文件頁數(shù)： | 11/20頁 |
| 文件大小： | 427K |
| 代理商： | AD5315ARM-REEL7 |
REV. F
AD5305/AD5315/AD5325
–11–
Resistor String
The resistor string section is shown in Figure 5. It is simply a
string of resistors, each of value R. The digital code loaded to
the DAC register determines at what node on the string the
voltage is tapped off to be fed into the output amplifier. The
voltage is tapped off by closing one of the switches connecting
the string to the amplifier. Because it is a string of resistors, it is
guaranteed monotonic.
R
R
R
R
R
TO OUTPUT
AMPLIFIER
Figure 5. Resistor String
DAC Reference Inputs
There is a single reference input pin for the four DACs. The
reference input is unbuffered. The user can have a reference
voltage as low as 0.25 V and as high as V
DD
since there is no
restriction due to headroom and footroom of any reference
amplifier.
It is recommended to use a buffered reference in the external
circuit (e.g., REF192). The input impedance is typically 45 k
.
Output Amplifier
The output buffer amplifier is capable of generating rail-to-rail
voltages on its output, which gives an output range of 0 V to
V
DD
when the reference is V
DD
. It is capable of driving a load of
2 k
to GND or V
DD
, in parallel with 500 pF to GND or V
DD
.
The source and sink capabilities of the output amplifier can be
seen in the plot in TPC 11.
The slew rate is 0.7 V/
μ
s with a half-scale settling time to
±
0.5 LSB
(at eight bits) of 6
μ
s.
POWER-ON RESET
The AD5305/AD5315/AD5325 are provided with a power-on
reset function, so that they power up in a defined state. The
power-on state is
Normal operation
Output voltage set to 0 V
Both input and DAC registers are filled with zeros and remain
so until a valid write sequence is made to the device. This is
particularly useful in applications where it is important to know
the state of the DAC outputs while the device is powering up.
SERIAL INTERFACE
The AD5305/AD5315/AD5325 are controlled via an I
2
C
compatible serial bus. The DACs are connected to this bus as
slave devices (i.e., no clock is generated by the AD5305/AD5315/
AD5325 DACs). This interface is SMBus compatible at V
DD
< 3.6 V.
The AD5305/AD5315/AD5325 have a 7-bit slave address. The
6 MSB are 000110 and the LSB is determined by the state of
the A0 pin. The facility to make hardwired changes to A0 allows
the user to use up to two of these devices on one bus.
The 2-wire serial bus protocol operates as follows:
1. The master initiates data transfer by establishing a START
condition, which is when a high-to-low transition on the
SDA line occurs while SCL is high. The following byte is the
address byte, which consists of the 7-bit slave address fol-
lowed by an R/
W
bit (this bit determines whether data will
be read from or written to the slave device).
The slave whose address corresponds to the transmitted
address responds by pulling SDA low during the ninth clock
pulse (this is termed the acknowledge bit). At this stage, all
other devices on the bus remain idle while the selected device
waits for data to be written to or read from its shift register.
2. Data is transmitted over the serial bus in sequences of nine
clock pulses (eight data bits followed by an acknowledge bit).
The transitions on the SDA line must occur during the low
period of SCL and remain stable during the high period of SCL.
3. When all data bits have been read or written, a STOP condi-
tion is established. In write mode, the master will pull the
SDA line high during the 10th clock pulse to establish a
STOP condition. In read mode, the master will issue a No
Acknowledge for the ninth clock pulse (i.e., the SDA line
remains high). The master will then bring the SDA line low
before the 10th clock pulse and then high during the 10th
clock pulse to establish a STOP condition.
Read/Write Sequence
In the case of the AD5305/AD5315/AD5325, all write access
sequences and most read sequences begin with the device address
(with R/
W
= 0) followed by the pointer byte. This pointer byte
specifies the data format and determines which DAC is being
accessed in the subsequent read/write operation. (See Figure 6.)
In a write operation, the data follows immediately. In a read
operation, the address is resent with R/
W
= 1 and then the data
is read back. However, it is also possible to perform a read
operation by sending only the address with R/
W
= 1. The
previously loaded pointer settings are then used for the read-
back operation. See Figure 7 for a graphical explanation of the
interface.
DACD
X
X
LSB
MSB
DACC DACB DACA
0
0
Figure 6. Pointer Byte
相關PDF資料 |
PDF描述 |
|---|---|
| AD5315BRM-REEL | 2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs |
| AD5315BRM-REEL7 | 2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs |
| AD5325ARM | 2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs |
| AD5325ARM-REEL7 | 2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs |
| AD5325BRM-REEL | 2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5315ARMZ | 功能描述:IC DAC 10BIT 2WIRE I2C 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5315ARMZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 500 ??A, 2-Wire Interface Interface |
| AD5315ARMZ-REEL7 | 功能描述:IC DAC 10BIT OCTAL W/BUF 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:3,000 系列:nanoDAC™ 設置時間:80µs 位數(shù):18 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 供應商設備封裝:SOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極 采樣率（每秒）:- 產(chǎn)品目錄頁面:784 (CN2011-ZH PDF) 配用:EVAL-AD5680EBZ-ND - BOARD EVAL FOR AD5680 其它名稱:AD5680BRJZ-2REEL7TR |
| AD5315BRM | 功能描述:IC DAC 10BIT 2WIRE I2C 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5315BRM-REEL | 制造商:Analog Devices 功能描述:DAC 4-CH Resistor-String 10-bit 10-Pin MSOP T/R 制造商:Analog Devices 功能描述:DAC QUAD RES-STRING 10-BIT 10MSOP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。