- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8674 > AD5318BRUZ-REEL (Analog Devices Inc)IC DAC 10BIT OCTAL W/BUF 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5318BRUZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 10BIT OCTAL W/BUF 16TSSOP |
| 產品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 2,500 |
| 設置時間： | 6µs |
| 位數(shù)： | 10 |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 8 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 4.5mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 8 電壓，單極；8 電壓，雙極 |
| 采樣率（每秒）： | 167k |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5308/AD5318/AD5328
Rev. F | Page 15 of 28
THEORY OF OPERATION
The AD5308/AD5318/AD5328 are octal resistor-string DACs
fabricated on a CMOS process with resolutions of 8, 10, and
12 bits, respectively. Each contains eight output buffer ampli-
fiers and is written to via a 3-wire serial interface. They operate
from single supplies of 2.5 V to 5.5 V and the output buffer
amplifiers provide rail-to-rail output swing with a slew rate of
0.7 V/μs. DAC A, DAC B, DAC C, and DAC D share a common
reference input, VREFABCD. DAC E, DAC F, DAC G, and DAC H
share a common reference input, VREFEFGH. Each reference
input can be buffered to draw virtually no current from the
reference source, can be unbuffered to give a reference input
range from 0.25 V to VDD, or can come from VDD. The devices
have a power-down mode in which all DACs can be turned off
individually with a high impedance output.
DIGITAL-TO-ANALOG CONVERTER
The architecture of one DAC channel consists of a resistor
string DAC followed by an output buffer amplifier. The voltage
at the VREF pin provides the reference voltage for the corre-
sponding DAC. Figure 29 shows a block diagram of the DAC
architecture. Since the input coding to the DAC is straight
binary, the ideal output voltage is given by
N
REF
OUT
D
V
2
×
=
where:
D
is the decimal equivalent of the binary code that is loaded to
the DAC register:
0 to 255 for AD5308 (8 bits)
0 to 1023 for AD5318 (10 bits)
0 to 4095 for AD5328 (12 bits)
N
is the DAC resolution.
INPUT
REGISTER
OUTPUT
BUFFER AMPLIFIER
REFERENCE
BUFFER
GAIN MODE
(GAIN = +1 OR +2)
VOUTA
VREFABCD
VDD
BUF
RESISTOR
STRING
DAC
REGISTER
02812
-029
VDD
Figure 29. Single DAC Channel Architecture
DAC Reference Inputs
There is a reference pin for each quad of DACs. The reference
inputs can be buffered from VDD, or unbuffered. The advantage
with the buffered input is the high impedance it presents to the
voltage source driving it. However, if the unbuffered mode is
used, the user can have a reference voltage as low as 0.25 V and
as high as VDD since there is no restriction due to the headroom
and footroom of the reference amplifier.
If there is a buffered reference in the circuit (for example, the
REF192), there is no need to use the on-chip buffers of the
AD5308/AD5318/AD5328. In unbuffered mode, the input
impedance is still large at typically 45 kΩ per reference input
for 0 V to VREF mode and 22 kΩ for 0 V to 2 VREF mode.
RESISTOR STRING
The resistor-string section is shown in Figure 30. It is simply a
string of resistors, each of value R. The digital code loaded to
the DAC register determines at which node on the string the
voltage is tapped off to be fed into the output amplifier. The
voltage is tapped off by closing one of the switches connecting
the string to the amplifier. Because it is a string of resistors, it is
guaranteed monotonic.
02812
-030
R
TO OUTPUT
AMPLIFIER
Figure 30. Resistor String
OUTPUT AMPLIFIER
The output buffer amplifier is capable of generating output
voltages to within 1 mV of either rail. Its actual range depends
on the value of VREF, the gain of the output amplifier, the offset
error, and the gain error.
If a gain of 1 is selected (gain bit = 0), the output range is
0.001 V to VREF.
If a gain of 2 is selected (gain bit = 1), the output range is
0.001 V to 2 VREF. Because of clamping, however, the maximum
output is limited to VDD 0.001 V.
The output amplifier is capable of driving a load of 2 kΩ to
GND or VDD, in parallel with 500 pF to GND or VDD. The
source and sink capabilities of the output amplifier can be seen
in the plot in Figure 14.
The slew rate is 0.7 V/μs with a half-scale settling time to
±0.5 LSB (at 8 bits) of 6 μs.
相關PDF資料 |
PDF描述 |
|---|---|
| SY89832UMI | IC CLK BUFFER TRANSLA 1:4 16-MLF |
| SY89831UMI | IC CLK BUFF XLATR 1:4 2GHZ 16MLF |
| NBSG11MNHTBG | IC CLOCK BUFFER 1:2 12GHZ 16-QFN |
| LTC1658IN8 | IC D/A CONV 14BIT R-R 8-DIP |
| SY100EP11UKI TR | IC CLOCK BUFFER 1:2 3GHZ 8-MSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5318BRUZ-REEL7 | 功能描述:IC DAC 10BIT OCTAL W/BUF 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD532 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Internally Trimmed Integrated Circuit Multiplier |
| AD5320 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs |
| AD5320_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, 140 ??A, Rail-to-Rail Output 12-Bit DAC in an SOT-23 |
發(fā)布緊急采購，3分鐘左右您將得到回復。