- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8673 > AD5323ARUZ (Analog Devices Inc)IC DAC 12BIT DUAL R-R 16-TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5323ARUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT DUAL R-R 16-TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 設(shè)置時間： | 8µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 2.5mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，單極；2 電壓，雙極 |
| 采樣率（每秒）： | 125k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5303/AD5313/AD5323
Rev. B | Page 23 of 28
COARSE AND FINE ADJUSTMENT USING THE
AD5303/AD5313/AD5323
The DACs in the AD5303/AD5313/AD5323 can be paired
together to form a coarse and fine adjustment function, as
shown in Figure 45. DAC A provides the coarse adjustment
while DAC B provides the fine adjustment. Varying the ratio
of R1 and R2 changes the relative effect of the coarse and fine
adjustments. With the resistor values and external reference
shown, the output amplifier has unity gain for the DAC A
output, so the output range is 0 V to 2.5 V 1 LSB. For
DAC B, the amplifier has a gain of 7.6 × 10–3, giving DAC B
a range equal to 19 mV.
The circuit is shown with a 2.5 V reference, but reference
voltages up to VDD may be used. The op amps indicated allow
a rail-to-rail output swing.
GND
AD5303/AD5313/
AD5323
EXT 2.5V
REF
00
47
2-
0
45
VOUT
VOUTB
VREFA
1F
GND
VIN
0.1F
10F
VDD
VDD = 5V
+5V
AD820/
OP295
VOUTA
VREFB
R2
51.2k
R1
390
VOUT
R4
900
R3
51.2k
AD780/REF192
WITH VDD = 5V
Figure 45. Coarse and Fine Adjustment
DAISY-CHAIN MODE
This mode is used for updating serially connected or standalone
devices on the rising edge of SYNC. For systems that contain
several DACs, or where the user wishes to read back the DAC
contents for diagnostic purposes, the SDO pin may be used to
daisy-chain several devices together and provide serial readback.
By connecting the daisy-chain enable (DCEN) pin high, the
daisy-chain mode is enabled. It is tied low in standalone mode.
In daisy-chain mode, the internal gating on SCLK is disabled.
The SCLK is continuously applied to the input shift register
when SYNC is low. If more than 16 clock pulses are applied,
the data ripples out of the shift register and appears on the SDO
line. This data is clocked out after the falling edge of SCLK and
is valid on the subsequent rising and falling edges. By connect-
ing this line to the DIN input on the next DAC in the chain, a
multiDAC interface is constructed. Sixteen clock pulses are
required for each DAC in the system. Therefore, the total
number of clock cycles must equal 16N, where N is the total
number of devices in the chain. When the serial transfer to all
devices is complete, SYNC should be taken high. This prevents
any further data from being clocked into the input shift register.
A continuous SCLK source may be used if it can be arranged
that SYNC is held low for the correct number of clock cycles.
Alternatively, a burst clock containing the exact number of
clock cycles may be used and SYNC may be taken high some
time later.
When the transfer to all input registers is complete, a common
LDAC signal updates all DAC registers and all analog outputs
are updated simultaneously.
00
47
2-
0
46
68HC111
MISO
MOSI
SCK
PC7
PC6
DIN
SCLK
AD5303/
AD5313/
AD53231
(DAC 1)
SYNC
LDAC
SDO
SCLK
AD5303/
AD5313/
AD53231
(DAC 2)
SYNC
LDAC
SDO
DIN
SCLK
AD5303/
AD5313/
AD53231
(DAC N)
SYNC
LDAC
SDO
DIN
1ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 46. Daisy-Chain Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2624CGN-1#TRPBF | IC DAC 12BIT QUAD R-R OUT 16SSOP |
| V150A12H500BL3 | CONVERTER MOD DC/DC 12V 500W |
| SY10E111AJC TR | IC CLK FANOUT BUFFER 1:9 28-PLCC |
| LTC2629CGN-1#TRPBF | IC DAC 12BIT R-R QUAD 16SSOP |
| V150A12H500BG | CONVERTER MOD DC/DC 12V 500W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5323ARUZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 230 ??A, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs |
| AD5323ARUZ-REEL7 | 功能描述:IC DAC 12BIT DUAL R-R 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD5323ARUZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 230 ??A, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs |
| AD5323BRU | 功能描述:IC DAC 12 BIT DUAL R-R 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5323BRU-REEL | 制造商:Analog Devices 功能描述:DAC 2-CH Resistor-String 12-bit 16-Pin TSSOP T/R 制造商:Analog Devices 功能描述:DAC 2CH RES-STRING 12-BIT 16TSSOP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。