參數(shù)資料
型號: AD5361BSTZ
廠商: Analog Devices Inc
文件頁數(shù): 8/29頁
文件大?。?/td> 0K
描述: IC DAC 14BIT 16CH SERIAL 56LQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準包裝: 1
設(shè)置時間: 20µs
位數(shù): 14
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 16
電壓電源: 雙 ±
功率耗散(最大): 245mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 52-LQFP
供應(yīng)商設(shè)備封裝: 52-LQFP(10x10)
包裝: 托盤
輸出數(shù)目和類型: 16 電壓,單極;16 電壓,雙極
采樣率(每秒): *
配用: EVAL-AD5361EBZ-ND - BOARD EVAL FOR AD5361
AD5360/AD5361
Rev. A | Page 15 of 28
FUNCTIONAL DESCRIPTION
DAC ARCHITECTURE
The AD5360/AD5361 contain 16 DAC channels and 16 output
amplifiers in a single package. The architecture of a single DAC
channel consists of a 16-bit resistor-string DAC in the case of
the AD5360 and a 14-bit DAC in the case of the AD5361,
followed by an output buffer amplifier. The resistor-string
section is simply a string of resistors, of equal value, from
VREF0 or VREF1 to AGND. This type of architecture
guarantees DAC monotonicity. The 16-/14-bit binary digital
code loaded to the DAC register determines at which node
on the string the voltage is tapped off before being fed into
the output amplifier. The output amplifier multiplies the
DAC output voltage by 4. The nominal output span is 12 V
with a 3 V reference and 20 V with a 5 V reference.
CHANNEL GROUPS
The 16 DAC channels of the AD5360/AD5361 are arranged into
two groups of eight channels. The eight DACs of Group 0 derive
their reference voltage from VREF0. Group 1 derives its refer-
ence voltage from VREF1. Each group has its own signal
ground pin.
Table 6. AD5360/AD5361 Registers
Register Name
Word Length in Bits
Description
X1A (group) (channel)
16 (14)
Input Data Register A, one for each DAC channel.
X1B (group) (channel)
16 (14)
Input Data Register B, one for each DAC channel.
M (group) (channel)
16 (14)
Gain trim register, one for each DAC channel.
C (group) (channel)
16 (14)
Offset trim register, one for each DAC channel.
X2A (group) (channel)
16 (14)
Output Data Register A, one for each DAC channel. These registers store the final,
calibrated DAC data after gain and offset trimming. They are not readable or directly
writable.
X2B (group) (channel)
16 (14)
Output Data Register B, one for each DAC channel. These registers store the final,
calibrated DAC data after gain and offset trimming. They are not readable or directly
writable.
DAC (group) (channel)
Data registers from which the DACs take their final input data. The DAC registers are
updated from the X2A or X2B registers. They are not readable or directly writable.
OFS0
14
Offset DAC 0 data register, sets offset for Group 0.
OFS1
14
Offset DAC 1 data register, sets offset for Group 1.
Control
5
Control register.
Monitor
6
Monitor enable and configuration register.
GPIO
2
GPIO configuration register.
Table 7. AD5360/AD5361 Input Register Default Values
Register Name
AD5360 Default Value
AD5361 Default Value
X1A, X1B
0x8000
0x2000
M
0xFFFF
0x3FFF
C
0x8000
0x2000
OFS0, OFS1
0x2000
Control
0x00
A/B Select 0 and A/B Select 1
0x00
相關(guān)PDF資料
PDF描述
AD5363BSTZ IC DAC 14BIT 8CH SERIAL 52-LQFP
AD5370BSTZ IC DAC 16BIT 40CH SERIAL 64-LQFP
AD5373BSTZ IC DAC 14BIT 32CH SER 64-LQFP
AD5378ABC IC DAC 14BIT 32CHAN 108CSPBGA
AD5379ABC IC DAC 14BIT 40CH 108-CSPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5361BSTZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 16-/14-Bit, Serial Input, Voltage-Output DAC
AD5361BSTZ-REEL 功能描述:IC DAC 14BIT 16CH SERIAL 52-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5361BSTZ-REEL1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 16-/14-Bit, Serial Input, Voltage-Output DAC
AD5362 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 16/14-Bit, Serial Input, Voltage-Output DAC
AD5362BCPZ 功能描述:IC DAC 16BIT 8CH SERIAL 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND