參數資料
型號: AD5405YCPZ-REEL
廠商: Analog Devices Inc
文件頁數: 6/25頁
文件大?。?/td> 0K
描述: IC DAC DUAL 12BIT MULT 40LFCSP
產品培訓模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 2,500
設置時間: 80ns
位數: 12
數據接口: 并聯
轉換器數目: 2
電壓電源: 單電源
功率耗散(最大): 50µW
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
供應商設備封裝: 40-LFCSP-VQ(6x6)
包裝: 帶卷 (TR)
輸出數目和類型: 4 電流,單極;4 電流,雙極
采樣率(每秒): 21.3M
配用: EVAL-AD5405EB-ND - BOARD EVAL FOR AD5405
AD5405
Rev. B | Page 13 of 24
TERMINOLOGY
Relative Accuracy (Endpoint Nonlinearity)
A measure of the maximum deviation from a straight line
passing through the endpoints of the DAC transfer function. It
is measured after adjusting for zero and full scale and is normally
expressed in LSBs or as a percentage of the full-scale reading.
Differential Nonlinearity
The difference in the measured change and the ideal 1 LSB
change between two adjacent codes. A specified differential
nonlinearity of 1 LSB maximum over the operating temper-
ature range ensures monotonicity.
Gain Error (Full-Scale Error)
A measure of the output error between an ideal DAC and the
actual device output. For this DAC, ideal maximum output is
VREF 1 LSB. The gain error of the DAC is adjustable to zero
with an external resistance.
Output Leakage Current
The current that flows into the DAC ladder switches when they
are turned off. For the IOUT1 terminal, it can be measured by
loading all 0s to the DAC and measuring the IOUT1 current.
Minimum current flows into the IOUT2 line when the DAC is
loaded with all 1s.
Output Capacitance
Capacitance from IOUT1 or IOUT2 to AGND.
Output Current Settling Time
The amount of time for the output to settle to a specified level
for a full-scale input change. For this device, it is specified with
a 100 Ω resistor to ground.
Digital-to-Analog Glitch Impulse
The amount of charge injected from the digital inputs to the
analog output when the inputs change state. This is typically
specified as the area of the glitch in either pA-sec or nV-sec,
depending on whether the glitch is measured as a current or
voltage signal.
Digital Feedthrough
When the device is not selected, high frequency logic activity
on the device’s digital inputs is capacitively coupled through the
device and produces noise on the IOUT pins and, subsequently,
on the following circuitry. This noise is digital feedthrough.
Multiplying Feedthrough Error
The error due to capacitive feedthrough from the DAC
reference input to the DAC IOUT1 terminal when all 0s are
loaded to the DAC.
Digital Crosstalk
The glitch impulse transferred to the outputs of a DAC in
response to a full-scale code change (all 0s to all 1s, or vice
versa) in the input register of another DAC. It is expressed in
nV-sec.
Analog Crosstalk
The glitch impulse transferred to the output of one DAC due to a
change in the output of another DAC. It is measured by loading
one of the input registers with a full-scale code change (all 0s to
all 1s, or vice versa) while keeping LDAC high and then pulsing
LDAC low and monitoring the output of the DAC whose digital
code has not changed. The area of the glitch is expressed in nV-sec.
Channel-to-Channel Isolation
The portion of input signal from a DAC’s reference input that
appears at the output of the other DAC. It is expressed in decibels.
Total Harmonic Distortion (THD)
The DAC is driven by an ac reference. The ratio of the rms sum
of the harmonics of the DAC output to the fundamental value is
the THD. Usually only the lower-order harmonics are included,
such as the second to the fifth harmonics.
1
2
5
2
4
2
3
2
V
log
20
+
=
THD
Intermodulation Distortion (IMD)
The DAC is driven by two combined sine wave references
of frequencies fa and fb. Distortion products are produced
at sum and difference frequencies of mfa ± nfb, where m, n = 0,
1, 2, 3 ... Intermodulation terms are those for which m or n is
not equal to 0. The second-order terms include (fa + fb) and
(fa fb), and the third-order terms are (2fa + fb), (2fa fb),
(f + 2fa + 2fb), and (fa 2fb). IMD is defined as
(
)
l
fundamenta
the
of
amplitude
rms
products
distortion
diff
and
sum
the
of
sum
rms
IMD
log
20
=
Compliance Voltage Range
The maximum range of (output) terminal voltage for which the
device provides the specified characteristics.
相關PDF資料
PDF描述
V300A12H400BF CONVERTER MOD DC/DC 12V 400W
AD5667BCPZ-REEL7 IC DAC NANO 16BIT DUAL 10-LFCSP
LTC1659CS8#TRPBF IC D/A CONV 12BIT R-R 8-SOIC
LTC1659CS8#TR IC DAC 12BIT R-R MICROPWR 8SOIC
ICS8344BYILFT IC CLOCK BUFFER MUX 2:24 48-LQFP
相關代理商/技術參數
參數描述
AD5405YCPZ-REEL7 功能描述:IC DAC DUAL 12BIT MULT 40LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數:10 數據接口:MICROWIRE?,串行,SPI? 轉換器數目:8 電壓電源:單電源 功率耗散(最大):2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP(4x3) 包裝:管件 輸出數目和類型:8 電壓,單極 采樣率(每秒):*
AD540J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
AD540JH 制造商:AD84/07 功能描述:Operational Amplifier, Single AMP, Bipolar/JFET, 8 Pin, Metal Can
AD540K 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
AD540S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC