- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄362092 > AD549K (Analog Devices, Inc.) Ultralow Input Bias Current Operational Amplifier PDF資料下載
參數(shù)資料
| 型號(hào)： | AD549K |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Ultralow Input Bias Current Operational Amplifier |
| 中文描述： | 超低輸入偏置電流運(yùn)算放大器 |
| 文件頁(yè)數(shù)： | 7/12頁(yè) |
| 文件大小： | 418K |
| 代理商： | AD549K |
AD549
REV. A
–7–
mized. Input capacitance can substantially degrade signal band-
width and the stability of the I-to-V converter. The case of the
AD549 is connected to Pin 8 so that it can be bootstrapped
near the input potential. This minimizes pin leakage and input
common-mode capacitance due to the case. Guard schemes for
inverting and noninverting amplifier topologies are illustrated in
Figures 28 and 29.
Figure 28. Inverting Amplifier with Guard
Figure 29. Noninverting Amplifier with Guard
Other guidelines include keeping the circuit layout as compact
as possible and input lines short. Keeping the assembly rigid
and minimizing sources of vibration will reduce triboelectric and
piezoelectric effects. All precision high impedance circuitry re-
quires shielding against interference noise. Low noise coax or
triax cables should be used for remote connections to the input
signal lines.
OFFSET NULLING
The AD549’s input offset voltage can be nulled by using balance
Pins 1 and 5, as shown in Figure 30. Nulling the input offset
voltage in this fashion will introduce an added input offset volt-
age drift component of 2.4
μ
V/
°
C per millivolt of nulled offset
(a maximum additional drift of 0.6
μ
V/
°
C for the AD549K,
1.2
μ
V/
°
C for the AD549L, 2.4
μ
V/
°
C for the AD549J).
Figure 30. Standard Offset Null Circuit
The approach in Figure 31 can be used when the amplifier is
used as an inverter. This method introduces a small voltage
referenced to the power supplies in series with the amplifier’s
does not have high enough insulation resistance. Therefore, the
AD549’s input leads should be connected to standoffs made of
insulating material with adequate volume resistivity (e.g.,
Teflon*). The surface of the insulator’s surface must be kept
clean in order to preserve surface resistivity. For Teflon, an ef-
fective cleaning procedure consists of swabbing the surface with
high-grade isopropyl alcohol, rinsing with deionized water, and
baking the board at 80
°
C for 10 minutes.
Figure 26. Sources of Parasitic Leakage Currents
In addition to high volume and surface resistivity, other proper-
ties are desirable in the insulating material chosen. Resistance to
water absorption is important since surface water films drasti-
cally reduce surface resistivity. The insulator chosen should also
exhibit minimal piezoelectric effects (charge emission due to
mechanical stress) and triboelectric effects (charge generated by
friction). Charge imbalances generated by these mechanisms can
appear as parasitic leakage currents. These effects are modeled
by variable capacitor C
P
in Figure 26. The table in Figure 27
lists various insulators and their properties.
1
Volume
Resistivity
(
V
–CM)
Minimal
Triboelectric
Effects
Minimal
Piezoelectric
Effects
Resistance
to Water
Absorption
Material
Teflon*
Kel-F**
Sapphire
Polyethylene
Polystyrene
Ceramic
Glass Epoxy
PVC
Phenolic
10
17
–10
18
10
17
–10
18
10
16
–10
18
10
14
–10
18
10
12
–10
18
10
12
–10
14
10
10
–10
17
10
10
–10
15
10
5
–10
12
W
W
M
M
W
W
W
G
W
W
M
G
G
M
M
M
M
G
G
G
G
M
M
W
W
G
W
G–Good with Regard to Property
M–Moderate with Regard to Property
W–Weak with Regard to Property
Figure 27. Insulating Materials and Characteristics
Guarding the input lines by completely surrounding them with a
metal conductor biased near the input lines’ potential has two
major benefits. First, parasitic leakage from the signal line is
reduced since the voltage between the input line and the guard
is very low. Second, stray capacitance at the input node is mini-
1
Electronic Measurements, pp. 15–17, Keithley Instruments, Inc., Cleveland,
Ohio, 1977.
*Teflon is a registered trademark of E.I. DuPont Co.
**Kel-F is a registered trademark of 3-M Company.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD549L | Ultralow Input Bias Current Operational Amplifier |
| AD549LH | Ultralow Input Bias Current Operational Amplifier |
| AD549S | Ultralow Input Bias Current Operational Amplifier |
| AD549SH | Ultralow Input Bias Current Operational Amplifier |
| AD549KH | Ultralow Input Bias Current Operational Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD549KH | 功能描述:IC OPAMP GP 1MHZ LP 20MA TO99-8 RoHS:否 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:Topgate™ 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類(lèi)型:J-FET 電路數(shù):2 輸出類(lèi)型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| AD549KH/+ | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Voltage-Feedback Operational Amplifier |
| AD549KHZ | 功能描述:IC OPAMP GP 1MHZ LP 20MA TO99-8 RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:Topgate™ 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類(lèi)型:通用 電路數(shù):4 輸出類(lèi)型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源，單路/雙路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱(chēng):LM324ADTBR2G-NDLM324ADTBR2GOSTR |
| AD549L | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Ultralow Input Bias Current Operational Amplifier |
| AD549LH | 功能描述:IC OPAMP GP 1MHZ LP 20MA TO99-8 RoHS:否 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:Topgate™ 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類(lèi)型:J-FET 電路數(shù):2 輸出類(lèi)型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。