參數(shù)資料
型號: PCA9506DGG,512
廠商: NXP Semiconductors
文件頁數(shù): 16/34頁
文件大小: 0K
描述: IC I/O EXPANDER I2C 40B 56TSSOP
產(chǎn)品培訓(xùn)模塊: I²C Bus Fundamentals
特色產(chǎn)品: NXP - I2C Interface
標準包裝: 35
接口: I²C
輸入/輸出數(shù): 40
中斷輸出:
頻率 - 時鐘: 400kHz
電源電壓: 2.3 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 56-TFSOP(0.240",6.10mm 寬)
供應(yīng)商設(shè)備封裝: 56-TSSOP
包裝: 管件
包括: POR
產(chǎn)品目錄頁面: 824 (CN2011-ZH PDF)
其它名稱: 568-3354-5
935280798512
PCA9506DGG
PCA9505_9506
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 4 — 3 August 2010
23 of 34
NXP Semiconductors
PCA9505/06
40-bit I2C-bus I/O port with RESET, OE and INT
[1]
Minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either SDA or SCL is held
LOW for a minimum of 25 ms. Disable bus time-out feature for DC operation.
[2]
tVD;ACK = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
[3]
tVD;DAT = minimum time for SDA data out to be valid following SCL LOW.
[4]
A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the VIL of the SCL signal) in order to
bridge the undefined region SCL’s falling edge.
[5]
The maximum tf for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage tf is specified at
250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without
exceeding the maximum specified tf.
[6]
Cb = total capacitance of one bus line in pF.
[7]
Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.
Reset
tw(rst)
reset pulse width
4
-
4
-
ns
trec(rst)
reset recovery time
0
-
0
-
ns
trst
reset time
100
-
100
-
ns
Table 11.
Dynamic characteristics …continued
Symbol
Parameter
Conditions
Standard mode
I2C-bus
Fast mode I2C-bus
Unit
Min
Max
Min
Max
Fig 16. Definition of timing on the I2C-bus
tSP
tBUF
tHD;STA
P
S
tLOW
tr
tHD;DAT
tf
tHIGH
tSU;DAT
tSU;STA
Sr
tHD;STA
tSU;STO
SDA
SCL
002aaa986
相關(guān)PDF資料
PDF描述
PCA9505DGG,112 IC I/O EXPANDER I2C 40B 56TSSOP
ATTINY13-20MUR IC MCU AVR 1K FLASH 10MHZ 20MLF
5-530520-1 CONT.HIGH CURRENT L.P.
5-583875-6 TWIN LEAF CONTACT
ATTINY861A-SUR MCU AVR 8KB FLASH 20MHZ 20SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD549LH 制造商:Analog Devices 功能描述:OP AMP U-LOW BIAS TO-99-8 549
AD549LH/+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier
AD549LHZ 功能描述:IC OPAMP GP 1MHZ LP 20MA TO99-8 RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:Topgate™ 標準包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源,單路/雙路(±):7 V ~ 36 V,±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件
AD549LHZ 制造商:Analog Devices 功能描述:IC, OP-AMP, 1MHZ, 3V/ us, TO-99-8
AD549S 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Input Bias Current Operational Amplifier