- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373881 > AD5516-2 (Analog Devices, Inc.) 16-Channel, 12-Bit Voltage-Output DAC with 14-Bit Increment Mode PDF資料下載
參數(shù)資料
| 型號： | AD5516-2 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 16-Channel, 12-Bit Voltage-Output DAC with 14-Bit Increment Mode |
| 中文描述： | 16通道，12位電壓輸出DAC，具有14位增量模式 |
| 文件頁數(shù)： | 7/16頁 |
| 文件大?。?/td> | 197K |
| 代理商： | AD5516-2 |
REV. 0
AD5516
–7–
TERMINOLOGY
Integral Nonlinearity (INL)
This is a measure of the maximum deviation from a straight line
passing through the endpoints of the DAC transfer function. It is
expressed in LSBs.
Differential Nonlinearity (DNL)
Differential nonlinearity (DNL) is the difference between the
measured change and the ideal 1 LSB change between any two
adjacent codes. A specified DNL of –1 LSB maximum ensures
monotonicity.
Bipolar Zero Error
Bipolar zero error is the deviation of the DAC output from the ideal
midscale of 0 V. It is measured with 10...00 loaded to the DAC.
It is expressed in LSBs.
Positive Full-Scale Error
This is the error in the DAC output voltage with all 1s loaded to
the DAC. Ideally the DAC output voltage, with all 1s loaded to the
DAC registers, should be 2.5 V – 1 LSB (AD5516-1), 5 V – 1 LSB
(AD5516-2), and 10 V – 1 LSB (AD5516-3). It is expressed in LSBs.
Negative Full-Scale Error
This is the error in the DAC output voltage with all 0s loaded to the
DAC. Ideally the DAC output voltage, with all 0s loaded to the
DAC registers, should be –2.5 V (AD5516-1), –5 V (AD5516-2),
and –10 V (AD5516-3). It is expressed in LSBs.
Output Temperature Coefficient
This is a measure of the change in analog output with changes in
temperature. It is expressed in ppm/
°
C of FSR.
DC Power Supply Rejection Ratio
DC power supply rejection ratio (PSRR) is a measure of the change
in analog output for a change in supply voltage (V
DD
and V
SS
).
It is expressed in dBs. V
DD
and V
SS
are varied
±
5%.
DC Crosstalk
This is the dc change in the output level of one DAC at midscale
in response to a full-scale code change (all 0s to all 1s and vice
versa) and output change of another DAC. It is expressed in mV.
Output Settling Time
This is the time taken from when the last data bit is clocked into
the DAC until the output has settled to within
±
0.5 LSB of its
final value (see TPC 7).
Digital-to-Analog Glitch Impulse
This is the area of the glitch injected into the analog output when
the code in the DAC register changes state. It is specified as the
area of the glitch in nV-secs when the digital code is changed by
1 LSB at the major carry transition (011...11 to 100...00 or
100...00 to 011...11).
Digital Crosstalk
This is the glitch impulse transferred to the output of one DAC at
midscale while a full-scale code change (all 1s to all 0s and vice
versa) is being written to another DAC. It is expressed in nV-secs.
Analog Crosstalk
This is the area of the glitch transferred to the output (V
OUT
) of
one DAC due to a full-scale change in the output (V
OUT
) of
another DAC. The area of the glitch is expressed in nV-secs.
Digital Feedthrough
This is a measure of the impulse injected into the analog outputs
from the digital control inputs when the part is not being written
to, i.e., SYNC is high. It is specified in nV-secs and measured
with a worst-case change on the digital input pins, e.g., from all
0s to all 1s and vice versa.
Output Noise Spectral Density
This is a measure of internally generated random noise. Random
noise is characterized as a spectral density (voltage per root Hertz).
It is measured in nV/(Hz)
1/2
.
PIN FUNCTION DESCRIPTIONS (continued)
Mnemonic
Function
D
OUT
Serial data output. D
OUT
can be used for daisy-chaining a number of devices together or for reading back the
data in the shift register for diagnostic purposes. Data is clocked out on D
OUT
on the rising edge of SCLK and is
valid on the falling edge of SCLK.
Active high control input. This pin is tied high to enable daisy-chain mode.
Active low control input. This resets all DAC registers to power-on value.
Active high control input. All DACs go into power-down mode when this pin is high. The DAC outputs go into
a high-impedance state.
Active low output. This signal tells the user that the analog calibration loop is active. It goes low during
conversion. The duration of the pulse on
BUSY
determines the maximum DAC update rate, f
UPDATE
. Further
writes to the AD5516 are ignored while
BUSY
is active.
DCEN
1
RESET
2
PD
1
BUSY
NOTES
1
Internal pull-down device on this logic input. Therefore it can be left floating and will default to a logic low condition.
2
Internal pull-up device on this logic input. Therefore it can be left floating and will default to a logic high condition.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5516-3 | 16-Channel, 12-Bit Voltage-Output DAC with 14-Bit Increment Mode |
| AD5516ABC-1 | 16-Channel, 12-Bit Voltage-Output DAC with 14-Bit Increment Mode |
| AD5516ABC-2 | 16-Channel, 12-Bit Voltage-Output DAC with 14-Bit Increment Mode |
| AD5516ABC-3 | 16-Channel, 12-Bit Voltage-Output DAC with 14-Bit Increment Mode |
| AD5520 | Per Pin Parametric Measurement Unit/Source Measure Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5516-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 12-Bit Voltage-Output DAC with 14-Bit Increment Mode |
| AD5516ABC-1 | 功能描述:IC DAC 12BIT 16CH 74-CSPBGA RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5516ABC-2 | 功能描述:IC DAC 12BIT 16CH 74-CSPBGA RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5516ABC-3 | 功能描述:IC DAC 12BIT 16CH 74-CSPBGA RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5516ABCZ-1 | 功能描述:IC DAC 12BIT 16CH 74-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。