參數(shù)資料
型號(hào): AD5532ABC-5
廠商: ANALOG DEVICES INC
元件分類: 運(yùn)動(dòng)控制電子
英文描述: 32-Channel Infinite Sample-and-Hold
中文描述: PBGA74
封裝: 12 X 12 MM, LFBGA-74
文件頁(yè)數(shù): 9/16頁(yè)
文件大小: 244K
代理商: AD5532ABC-5
REV. 0
AD5532
–9–
TERMINOLOGY
DAC MODE
Integral Nonlinearity (INL)
This is a measure of the maximum deviation from a straight line
passing through the endpoints of the DAC transfer function. It
is expressed as a percentage of full-scale span.
Differential Nonlinearity (DNL)
Differential Nonlinearity (DNL) is the difference between the
measured change and the ideal 1 LSB change between any two
adjacent codes. A specified DNL of
±
1 LSB maximum ensures
monotonicity.
Offset
Offset is a measure of the output with all zeros loaded to the
DAC and OFFS_IN = 0. Since the DAC is lifted off the ground
by approximately 50 mV, this output will typically be:
V
OUT
=
Gain
×
50
mV
Full-Scale Error
This is a measure of the output error with all 1s loaded to the
DAC. It is expressed as a percentage of full-scale range
.
See Fig-
ure 6. It is calculated as:
Full-Scale Error
=
V
OUT(Full-Scale)
– (Ideal Gain
×
REFIN)
where
Ideal Gain
= 3.52 for AD5532-1/-3/-5
Ideal Gain
= 7 for AD5532-2
Output Settling Time
This is the time taken from when the last data bit is clocked into
the DAC until the output has settled to within
±
0.39%.
OFFS_IN Settling Time
This is the time taken from a 0 V–3 V step change in input volt-
age on OFFS_IN until the output has settled to within
±
0.39%.
Digital-to-Analog Glitch Impulse
This is the area of the glitch injected into the analog output when
the code in the DAC register changes state. It is specified as the
area of the glitch in nV-secs when the digital code is changed by
1 LSB at the major carry transition (011 . . . 11 to 100 . . . 00 or
100 . . . 00 to 011 . . . 11).
Digital Crosstalk
This is the glitch impulse transferred to the output of one DAC
at midscale while a full-scale code change (all 1s to all 0s and vice
versa) is being written to another DAC. It is expressed in nV-secs.
Analog Crosstalk
This the area of the glitch transferred to the output (V
OUT
) of
one DAC due to a full-scale change in the output (V
OUT
) of
another DAC. The area of the glitch is expressed in nV-secs.
Digital Feedthrough
This is a measure of the impulse injected into the analog outputs
from the digital control inputs when the part is not being written
to, i.e.,
CS
/
SYNC
is high. It is specified in nV-secs and is mea-
sured with a worst-case change on the digital input pins, e.g.,
from all 0s to all 1s and vice versa.
Output Noise Spectral Density
This is a measure of internally generated random noise. Random
noise is characterized as a spectral density (voltage per root Hertz).
It is measured by loading all DACs to midscale and measur-
ing noise at the output. It is measured in nV/(
Hz
)
1/2
.
Output Temperature Coefficient
This is a measure of the change in analog output with changes
in temperature. It is expressed in ppm/
°
C.
DC Power-Supply Rejection Ratio
DC Power-Supply Rejection Ratio (PSRR) is a measure of the
change in analog output for a change in supply voltage (V
DD
and
V
SS
). It is expressed in dBs. V
DD
and V
SS
are varied
±
5%.
DC Crosstalk
This the DC change in the output level of one DAC at midscale
in response to a full-scale code change (all 0s to all 1s and vice
versa) and output change of all other DACs. It is expressed in
μ
V.
SHA MODE
V
IN
to V
OUT
Nonlinearity
This is a measure of the maximum deviation from a straight line
passing through the endpoints of the V
IN
versus V
OUT
transfer
function. It is expressed as a percentage of the full-scale span.
Offset Error
This is a measure of the output error when V
IN
= 70 mV. Ideally,
with V
IN
= 70 mV:
V
OUT
= (
Gain
×
70) – ((
Gain
– 1)
×
V
OFFS_IN
)
mV
Offset error is a measure of the difference between V
OUT
(actual)
and V
OUT
(ideal). It is expressed in mV and can be positive or
negative. See Figure 7.
Gain Error
This is a measure of the span error of the analog channel. It is
the deviation in slope of the transfer function expressed in mV.
See Figure 7. It is calculated as:
Gain Error
=
Actual Full-Scale Output – Ideal Full-Scale Output –
Offset Error
where
Ideal Full-Scale Output
=
Gain
×
2.96 – ((
Gain
– 1)
×
V
OFFS_IN
)
AC Crosstalk
This is the area of the glitch that occurs on the output of one
channel while another channel is acquiring. It is expressed in
nV-secs.
Output Settling Time
This is the time taken from when
BUSY
goes high to when the
output has settled to
±
0.018%.
Acquisition Time
This is the time taken for the V
IN
input to be acquired. It is the
length of time that
BUSY
stays low.
相關(guān)PDF資料
PDF描述
AD5532HS 32-Channel 14-Bit DAC with High-Speed 3-Wire Serial Interface
AD5532HSABC 32-Channel 14-Bit DAC with High-Speed 3-Wire Serial Interface
AD5533 RE Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; Power: 1W; Industry Standard Pinout; 1kVDC & 2kVDC Isolation; UL94V-0 Package Material; Optional Continuous Short Circuit Protected; Fully Encapsulated; Custom Solutions Available; Efficiency to 85%
AD5533ABC-1 32-Channel, 14-Bit Voltage-Output DAC
AD5541LR 5 V, Serial-Input Voltage-Output, 16-Bit DACs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5532ABCZ-1 功能描述:IC DAC 14BIT VOUT 32CH 74-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5532ABCZ-1REEL 功能描述:IC DAC 14BIT 32CH BIPO 74-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5532ABCZ-2 功能描述:IC DAC 14BIT 32CH BIPO 74-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5532ABCZ-3 功能描述:IC DAC 14BIT 32CH BIPO 74-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5532ABCZ-5 功能描述:IC DAC 14BIT 32CH BIPO 74-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*