參數(shù)資料
型號: AD5700BCPZ-R5
廠商: Analog Devices Inc
文件頁數(shù): 5/24頁
文件大?。?/td> 0K
描述: IC INTERFACE MODEM
標(biāo)準(zhǔn)包裝: 1
系列: *
其它名稱: AD5700BCPZ-R5DKR
Data Sheet
AD5700/AD5700-1
Rev. F | Page 13 of 24
THEORY OF OPERATION
Highway Addressable Remote Transducer (HART) Communica-
tion is the global standard for sending and receiving digital
information across analog wires between smart field devices
and control systems. This is a digital two-way communication
system, in which a 1 mA p-p frequency shift keyed (FSK) signal
is modulated on top of a 4 mA to 20 mA analog current signal.
The AD5700/AD5700-1 are designed and specified to operate
as a single-chip, low power, HART FSK half-duplex modem,
complying with the HART physical layer requirements
(Revision 8.1).
A single-chip solution, the AD5700/AD5700-1 not only inte-
grate the modulation and demodulation functions, but also
contain an internal reference, an integrated receive band-pass
filter (which has the flexibility of being bypassed if required),
and an internally buffered HART output, giving a high output
drive capability and removing the need for external buffering.
The AD5700-1 option also contains a precision internal RC
oscillator. The block diagram in Figure 1 shows a graphical
illustration of how these circuit blocks are connected together.
As a result of such extensive integration options, minimal
external components are required. The AD5700/AD5700-1
are suitable for use in both HART field instrument and master
configurations.
The AD5700/AD5700-1 either transmit or receive 1.2 kHz and
2.2 kHz carrier signals. A 1.2 kHz signal represents a digital 1,
or mark, whereas a 2.2 kHz signal represents a 0, or space.
There are three main clocking configurations supported by
these parts, two of which are available on the AD5700 option,
whereas all three are available on the AD5700-1 device:
External crystal
CMOS clock input
Internal RC oscillator (AD5700-1 only)
The device is controlled via a standard UART interface. The
relevant signals are RTS, CD, TXD, and RXD (see Table 6 for
more detail on individual pin descriptions).
FSK MODULATOR
The modulator converts a bit stream of UART-encoded HART
data at the TXD input to a sequence of 1200 Hz and 2200 Hz
tones (see Figure 19). This sinusoidal signal is internally buff-
ered and output on the HART_OUT pin. The modulator is
enabled by bringing the RTS signal low.
Figure 19. AD5700/AD5700-1 Modulator Waveform
The modulator block contains a DDS engine that produces a
1.2 kHz or 2.2 kHz sine wave in digital form and then performs
a digital-to-analog conversion. This DDS engine inherently
generates continuous phase signals, thus avoiding any output
discontinuity when switching between frequencies. For more
information on DDS fundamentals, see MT-085, Fundamentals
of Direct Digital Synthesizers (DDS). Figure 20 demonstrates a
simple implementation of this FSK encoding.
Figure 20. DDS-Based FSK Encoder
10435-
016
STOP
START
8-BIT DATA + PARITY
TXD
HART_OUT
"1" = MARK
1.2kHz
"0" = SPACE
2.2kHz
10435-
017
1.2kHz
WORD
2.2kHz
WORD
MU
X
DDS
DAC
FSK
0
DATA
1
CLOCK
相關(guān)PDF資料
PDF描述
VE-J6J-IY-B1 CONVERTER MOD DC/DC 36V 50W
VE-J4Y-IX-B1 CONVERTER MOD DC/DC 3.3V 49.5W
VE-J4Y-IW-B1 CONVERTER MOD DC/DC 3.3V 66W
VE-J4X-IY-B1 CONVERTER MOD DC/DC 5.2V 50W
VE-J4W-IY-B1 CONVERTER MOD DC/DC 5.5V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5700BCPZ-RL7 功能描述:IC HART MODEM LP 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 調(diào)制解調(diào)器 - IC 和模塊 系列:* 標(biāo)準(zhǔn)包裝:25 系列:- 數(shù)據(jù)格式:V.21,V.22,V.23,V.29,V.32,V.34,V.90,V.92,Bell 103,Bell 212A 波特率:33.6k 電源電壓:3.3V 安裝類型:- 封裝/外殼:- 供應(yīng)商設(shè)備封裝:- 包裝:托盤 配用:591-1013-ND - KIT DEV SOCKETMODEM PARALLEL591-1009-ND - KIT DEV SRL SOCKETMODEM UNIVERSL 其它名稱:MT5656SMI-P-V-34.R2-SPMT5656SMI-P-V-34.R2-SP-NDQ4711574
AD5700CPZ-R5 制造商:Analog Devices 功能描述:LOW POWER HART MODEM - Tape and Reel
AD57050/+ 制造商:Analog Devices 功能描述:
AD570-703D 制造商:Analog Devices 功能描述:
AD570J 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 8-Bit A-to-D Converter