參數(shù)資料
型號: AD5724AREZ
廠商: Analog Devices Inc
文件頁數(shù): 18/32頁
文件大?。?/td> 0K
描述: IC DAC 12BIT DSP/SRL 24TSSOP
產品培訓模塊: Data Converter Fundamentals
DAC Architectures
設計資源: Software Configurable 12-Bit Quad Channel Unipolar/Bipolar Voltage Output Using AD5724 (CN0088)
標準包裝: 62
設置時間: 10µs
位數(shù): 12
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉換器數(shù)目: 4
電壓電源: 模擬和數(shù)字,雙 ±
功率耗散(最大): 310mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-TSSOP(0.173",4.40mm)裸露焊盤
供應商設備封裝: 24-TSSOP 裸露焊盤
包裝: 管件
輸出數(shù)目和類型: 4 電壓,單極;4 電壓,雙極
采樣率(每秒): 100k
產品目錄頁面: 784 (CN2011-ZH PDF)
AD5724/AD5734/AD5754
Rev. D | Page 25 of 32
OUTPUT RANGE SELECT REGISTER
The output range select register is addressed by setting the three REG bits to 001. The DAC address bits select the DAC channel and the
range bits (R2, R1, R0) select the required output range (see Table 21 and Table 22).
Table 21. Programming the Required Output Range
MSB
LSB
R/W
Zero
REG2
REG1
REG0
A2
A1
A0
DB15 to DB3
DB2
DB1
DB0
0
1
DAC address
Don’t care
R2
R1
R0
Table 22. Output Range Options
R2
R1
R0
Output Range (V)
0
+5
0
1
+10
0
1
0
+10.8
0
1
±5
1
0
±10
1
0
1
±10.8
CONTROL REGISTER
The control register is addressed by setting the three REG bits to 011. The value written to the address and data bits determines the
control function selected. The control register options are shown in Table 23 and Table 24.
Table 23. Programming the Control Register
MSB
LSB
R/W
Zero
REG2
REG1
REG0
A2
A1
A0
DB15 to DB4
DB3
DB2
DB1
DB0
0
1
0
NOP, data = don’t care
0
1
0
1
Don’t care
TSD enable
Clamp enable
CLR select
SDO disable
0
1
0
Clear, data = don’t care
0
1
0
1
Load, data = don’t care
Table 24. Explanation of Control Register Options
Option
Description
NOP
No operation instruction used in readback operations.
Clear
Addressing this function sets the DAC registers to the clear code and updates the outputs.
Load
Addressing this function updates the DAC registers and, consequently, the DAC outputs.
SDO Disable
Set by the user to disable the SDO output. Cleared by the user to enable the SDO output (default).
CLR Select
See Table 25 for a description of the CLR select operation.
Clamp Enable
Set by the user to enable the current-limit clamp. The channel does not power down upon detection of an
overcurrent; the current is clamped at 20 mA (default).
Cleared by the user to disable the current-limit clamp. The channel powers down upon detection of an overcurrent.
TSD Enable
Set by the user to enable the thermal shutdown feature. Cleared by the user to disable the thermal shutdown
feature (default).
Table 25. CLR Select Options
Output CLR Value
CLR Select Setting
Unipolar Output Range
Bipolar Output Range
0
0 V
1
Midscale
Negative full scale
相關PDF資料
PDF描述
VE-21F-MW-F2 CONVERTER MOD DC/DC 72V 100W
MS27473E10F35PLC CONN HSG PLUG 13POS STRGHT PIN
AD9762ARUZ IC DAC 12BIT 125MSPS 28-TSSOP
VE-21D-MW-F4 CONVERTER MOD DC/DC 85V 100W
AD7545AKRZ IC DAC 12BIT W/BUFF MULT 20-SOIC
相關代理商/技術參數(shù)
參數(shù)描述
AD5724AREZ 制造商:Analog Devices 功能描述:IC, DAC, 12BIT, 100KSPS, TSSOP-24
AD5724AREZ-REEL7 功能描述:IC DAC 12BIT DSP/SRL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD5724R 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Quad, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar Voltage Output DACs
AD5724RBREL 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Quad, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar Voltage Output DACs
AD5724RBREZ 功能描述:IC DAC 12BIT DSP/SRL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產品目錄頁面:1398 (CN2011-ZH PDF)