- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352486 > AD573 (Analog Devices, Inc.) 10-Bit A/D Converter PDF資料下載
參數(shù)資料
| 型號： | AD573 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 10-Bit A/D Converter |
| 中文描述： | 10位A / D轉(zhuǎn)換器 |
| 文件頁數(shù)： | 6/8頁 |
| 文件大?。?/td> | 327K |
| 代理商： | AD573 |
AD573
REV. A
–6–
CONTROL AND TIMING OF THE AD573
The operation of the AD573 is controlled by three inputs:
CONVERT
, HBE and LBE.
Starting a Conversion
The conversion cycle is initiated by a positive going CONVERT
pulse at least 500 ns wide. The rising edge of this pulse resets
the internal logic, clears the result of the previous conversion,
and sets DR high. The falling edge of CONVERT begins the
conversion cycle. When conversion is completed DR returns
low. During the conversion cycle, HBE and LBE should be held
high. If HBE or LBE goes low during a conversion, the data
output buffers will be enabled and intermediate conversion re-
sults will be present on the data output pins. This may cause
bus conflicts if other devices in a system are trying to use the bus.
tCS
tDSC
VOH + VOL
2
VIH + VIL
2
tC
CONVERT
DR
Figure 9. Convert Timing
Reading the Data
The three-state data output buffers are enabled by HBE and
LBE
. Access time of these buffers is typically 150 ns (250 maxi-
mum). The data outputs remain valid until 50 ns after the en-
able signal returns high, and are completely into the high
impedance state 100 ns later.
VIH + VIL
2
LBE OR HBE
tHD
tDD
VOH
VOL
DATA
VALID
tHL
HIGH
IMPEDANCE
HIGH
IMPEDANCE
DB0–DB7
OR
DB8–DB9
Figure 10. Read Timing
TIMING SPECIFICATIONS (All grades, TA = TMIN–TMAX)
Parameter
Symbol Min Typ
Max Units
CONVERT Pulse Width
tCS
500 –
–
ns
DR
Delay from CONVERT tDSC
–
1
1.5
s
Conversion Time
tC
10
20
30
s
Data Access Time
tDD
0
150
250
ns
Data Valid after HBE/LBE
High
tHD
50
–
ns
Output Float Delay
tHL
–
100
200
ns
MICROPROCESSOR INTERFACE CONSIDERATIONS—
GENERAL
When an analog-to-digital converter like the AD573 is inter-
faced to a microprocessor, several details of the interface must
be considered. First, a signal to start the converter must be gen-
erated; then an appropriate delay period must be allowed to pass
before valid conversion data may be read. In most applications,
the AD573 can interface to a microprocessor system with little
or no external logic.
The most popular control signal configuration consists of de-
coding the address assigned to the AD573, then gating this sig-
nal with the system’s WR signal to generate the CONVERT
pulse, and gating it with RD to enable the output buffers. The
use of a memory address and memory WR and RD signals de-
notes “memory-mapped” I/O interfacing, while the use of a
separate I/O address space denotes “isolated I/O” interfacing. In
8-bit bus systems, the 10-bit AD573 will occupy two locations
when data is to be read; therefore, two (usually consecutive) ad-
dresses must be decoded. One of the addresses can also be used
as the address which produces the CONVERT signal during
WR operations.
Figure 11 shows a generalized diagram of the control logic for
an AD573 interfaced to an 8-bit data bus, where two addresses
(ADC ADDR and ADC ADDR + 1) have been decoded. ADC
ADDR starts the converter when written to (the actual data be-
ing written to the converter does not matter) and contains the
high byte data during read operations. ADC ADDR + 1 per-
forms no function during write operations, but contains the low
byte data during read operations.
Figure 11. General AD573 Interface to 8-Bit Microprocessor
In systems where this read-write interface is used, at least 30
microseconds (the maximum conversion time) must be allowed
to pass between starting a conversion and reading the results.
This delay or “timeout” period can be implemented in a short
software routine such as a countdown loop, enough dummy in-
structions to consume 30 microseconds, or enough actual useful
instructions to consume the required time. In tightly-timed sys-
tems, the DR line may be read through an external three-state
buffer to determine precisely when a conversion is complete.
Higher speed systems may choose to use DR to signal an inter-
rupt to the processor at the end of a conversion.
Figure 12. Typical AD573 Interface Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD573JD | RE Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 15V; Output Voltage (Vdc): 24V; Power: 1W; Industry Standard Pinout; 1kVDC & 2kVDC Isolation; UL94V-0 Package Material; Optional Continuous Short Circuit Protected; Fully Encapsulated; Custom Solutions Available; Efficiency to 85% |
| AD573JP | 10-Bit A/D Converter |
| AD573KD | 10-Bit A/D Converter |
| AD573KN | 10-Bit A/D Converter |
| AD573KP | RE Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 15V; Output Voltage (Vdc): 3.3V; Power: 1W; Industry Standard Pinout; 1kVDC & 2kVDC Isolation; UL94V-0 Package Material; Optional Continuous Short Circuit Protected; Fully Encapsulated; Custom Solutions Available; Efficiency to 85% |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5732 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs |
| AD5732AREZ | 功能描述:IC DAC DUAL 14BIT SERIAL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5732AREZ-REEL7 | 功能描述:IC DAC DUAL 14BIT SERIAL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5732R | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。