參數(shù)資料
型號: AD573KD
廠商: Analog Devices Inc
文件頁數(shù): 5/10頁
文件大?。?/td> 0K
描述: IC ADC 10BIT SAR REG 20-CDIP
標準包裝: 1
位數(shù): 10
采樣率(每秒): 50k
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 800mW
電壓電源: 雙 ±
工作溫度: 0°C ~ 70°C
安裝類型: 通孔
封裝/外殼: 20-CDIP(0.300",7.62mm)
供應商設(shè)備封裝: 20-CDIP
包裝: 管件
輸入數(shù)目和類型: 1 個單端,單極;1 個單端,雙極
AD573
–4–
14
13
12
11
17
16
15
20
19
18
10
9
8
1
2
3
4
7
6
5
TOP VIEW
(Not to Scale)
AD573
LSB DB0
DIG COM
DR
LBE
HBE
DB1
DB2
DB3
ANALOG IN
ANALOG COM
BIP OFF
DB4
DB5
DB6
DB7
DB8
MSB DB9
V+
CONVERT
V–
PIN 1
IDENTIFIER
Figure 2. AD573 Pin Connections
Full-Scale Calibration
The 5 k
thin-film input resistor is laser trimmed to produce a
current which matches the full-scale current of the internal
DAC—plus about 0.3%—when an analog input voltage of 9.990
volts (10 volts – 1 LSB) is applied at the input. The input resis-
tor is trimmed in this way so that if a fine trimming potentiom-
eter is inserted in series with the input signal, the input current
at the full-scale input voltage can be trimmed down to match
the DAC full-scale current as precisely as desired. However, for
many applications the nominal 9.99 volt full scale can be
achieved to sufficient accuracy by simply inserting a 15
resis-
tor in series with the analog input to Pin 14. Typical full-scale
calibration error will then be within
±2 LSB or ±0.2%. If more
precise calibration is desired, a 50
trimmer should be used
instead. Set the analog input at 9.990 volts, and set the trimmer
so that the output code is just at the transition between
11111111 10 and 11111111 11. Each LSB will then have a
weight of 9.766 mV. If a nominal full scale of 10.24 volts is de-
sired (which makes the LSB have a weight of exactly 10.00 mV),
a 100
resistor and a 100 trimmer (or a 200 trimmer with
good resolution) should be used. Of course, larger full-scale
ranges can be arranged by using a larger input resistor, but lin-
earity and full-scale temperature coefficient may be compro-
mised if the external resistor becomes a sizeable percentage of
5 k
. Figure 3 illustrates the connections required for full-scale
calibration.
Figure 3. Standard AD573 Connections
Unipolar Offset Calibration
Since the Unipolar Offset is less than
±1 LSB for all versions of
the AD573, most applications will not require trimming. Figure
4 illustrates two trimming methods which can be used if greater
accuracy is necessary.
Figure 4a shows how the converter zero may be offset by up to
±3 bits to correct the device initial offset and/or input signal
offsets. As shown, the circuit gives approximately symmetrical
adjustment in unipolar mode.
Figure 4a.
Figure 4b.
Figure 4. Offset Trims
Figure 5 shows the nominal transfer curve near zero for an
AD573 in unipolar mode. The code transitions are at the edges
of the nominal bit weights. In some applications it will be pref-
erable to offset the code transitions so that they fall between the
nominal bit weights, as shown in the offset characteristics.
Figure 5. AD573 Transfer Curve—Unipolar Operation
(Approximate Bit Weights Shown for Illustration, Nominal
Bit Weights ~ 9.766 mV)
This offset can easily be accomplished as shown in Figure 4b. At
balance (after a conversion) approximately 2 mA flows into the
Analog Common terminal. A 2.7
resistor in series with this
terminal will result in approximately the desired 1/2 bit offset of
the transfer characteristics. The nominal 2 mA Analog Common
current is not closely controlled in manufacture. If high accu-
racy is required, a 5
potentiometer (connected as a rheostat)
can be used as R1. Additional negative offset range may be ob-
tained by using larger values of R1. Of course, if the zero transi-
tion point is changed, the full-scale transition point will also
move. Thus, if an offset of 1/2 LSB is introduced, full-scale
trimming as described on the previous page should be done with
an analog input of 9.985 volts.
NOTE: During a conversion, transient currents from the Analog
Common terminal will disturb the offset voltage. Capacitive
decoupling should not be used around the offset network. These
transients will settle appropriately during a conversion. Capaci-
tive decoupling will “pump up” and fail to settle resulting in
conversion errors. Power supply decoupling, which returns to
analog signal common, should go to the signal input side of the
resistive offset network.
REV. B
相關(guān)PDF資料
PDF描述
IDT72251L15PFGI IC FIFO SYNC 512X9 15NS 32QFP
MS27466E13F8P CONN RCPT 8POS WALL MT W/PINS
VI-J0F-MX-S CONVERTER MOD DC/DC 72V 75W
IDT72251L10PF IC FIFO SYNC 512X9 10NS 32QFP
SP233AEP-L IC DVR/RCVR RS232 5V SGL 20PDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD573KD/+ 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD573KN 制造商:Analog Devices 功能描述:ADC Single SAR 10-bit Parallel 20-Pin PDIP N 制造商:Rochester Electronics LLC 功能描述:IC, MONO 10-BIT A/D CONV - Bulk
AD573KN/+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 10-Bit
AD573KNZ 功能描述:IC ADC 10BIT SAR REGISTER 20DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD573KP 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit A/D Converter