- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2134 > AD5748ACPZ-RL7 (Analog Devices Inc)IC I/V OUTPUT DRIVER 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD5748ACPZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/32頁 |
| 文件大小： | 0K |
| 描述： | IC I/V OUTPUT DRIVER 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 放大器類型： | 儀表 |
| 電路數(shù)： | 1 |
| 轉(zhuǎn)換速率： | 2 V/µs |
| 電流 - 輸出 / 通道： | 15mA |
| 電壓 - 電源，單路/雙路(±)： | ±12 V ~ 24 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD5748
Rev. A | Page 25 of 32
DEFAULT REGISTERS AT POWER-ON
The AD5748 power-on reset circuit ensures that all registers are
loaded with zero code.
In software SPI mode, the part powers up with all outputs dis-
abled (OUTEN bit = 0). The user must set the OUTEN bit in
the control register to enable the output and, in the same write,
set the output range configuration using the R3 to R0 bits.
If hardware mode is selected, the part powers up to the
conditions defined by the R3 to R0 bits and the status of the
OUTEN pin. It is recommended to keep the output disabled
when powering up the part in hardware mode.
RESET FUNCTION
In software mode, the part can be reset using the RESET pin
(active low) or the reset bit (reset = 1). A reset disables both the
current and voltage outputs to their power-on condition. The
user must write to the OUTEN bit to enable the output and, in
the same write, set the output range configuration. The RESET
pin is a level-sensitive input; the part stays in reset mode as long
as the RESET pin is low. The reset bit clears to 0 following a
reset command to the control register.
In hardware mode, there is no reset. If using the part in hardware
mode, the RESET pin should be tied high.
OUTEN
In software mode, the output can be enabled or disabled using
the OUTEN bit in the control register. When the output is
disabled, both the current and voltage channels go into tristate.
The user must set the OUTEN bit to enable the output and
simultaneously set the output range configuration.
In hardware mode, the output can be enabled or disabled using
the OUTEN pin. When the output is disabled, both the current
and voltage channels both go into tristate. The user must write
to the OUTEN pin to enable the output. It is recommended
that the output be disabled when changing the ranges.
SOFTWARE CONTROL
Software control is enabled by connecting the HW SELECT pin
to ground. In software mode, the AD5748 is controlled over a
versatile 3-wire serial interface that operates at clock rates of up
to 50 MHz. It is compatible with SPI, QSPI, MICROWIRE,
and DSP standards.
Input Shift Register
The input shift register is 16 bits wide. Data is loaded into the
device MSB first as a 16-bit word under the control of a serial
clock input, SCLK. Data is clocked in on the falling edge of
SCLK. The input shift register consists of 16 control bits, as
shown in Table 6. The timing diagram for this write operation
is shown in Figure 2. The first three bits of the input shift register
are used to set the hardware address of the AD5748 device on
the printed circuit board (PCB). Up to eight devices can be
addressed per board.
Bit D11, Bit D1, and Bit D0 must always be set to 0 during any
write sequence.
Table 6. Input Shift Register Contents for a Write Operation—Control Register
MSB
LSB
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
A2
A1
A0
R/W
0
R3
R2
R1
R0
CLRSEL
OUTEN
Clear
RSET
Reset
0
Table 7. Input Shift Register Descriptions
Bit
Description
A2, A1, A0
Used in association with the AD2, AD1, and AD0 external pins to determine which part is being addressed by the system
controller
A2
A1
A0
Function
0
Addresses part with Pin AD2 = 0, Pin AD1 = 0, Pin AD0 = 0
0
1
Addresses part with Pin AD2 = 0, Pin AD1 = 0, Pin AD0 = 1
0
1
0
Addresses part with Pin AD2 = 0, Pin AD1 = 1, Pin AD0 = 0
0
1
Addresses part with Pin AD2 = 0, Pin AD1 = 1, Pin AD0 = 1
1
0
Addresses part with Pin AD2 = 1, Pin AD1 = 0, Pin AD0 = 0
1
0
1
Addresses part with Pin AD2 = 1, Pin AD1 = 0, Pin AD0 = 1
1
0
Addresses part with Pin AD2 = 1, Pin AD1 = 1, Pin AD0 = 0
1
Addresses part with Pin AD2 = 1, Pin AD1 = 1, Pin AD0 = 1
R/W
Indicates a read from or a write to the addressed register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5749ACPZ | IC CURRENT OUT DVR 32-LFCSP |
| AD5750-1ACPZ-REEL7 | IC CURR/VOLT OUT DVR 32LFCSP |
| AD5750-2BCPZ-RL7 | IC CURR/VOLT OUT DRVR 32LFCSP |
| AD5751ACPZ-REEL7 | IC I/V OUTPUT DRIVER 60V 32LFCSP |
| AD582SD | IC AMP SAMPLE HOLD 25MA 14CDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5749 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Industrial Current Out Driver, Single-Supply, 55 V Maximum Supply, Programmable Ranges |
| AD5749ACPZ | 功能描述:IC CURRENT OUT DVR 32-LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1 系列:MicroAmplifier™ 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:5pA 電壓 - 輸入偏移:1500µV 電流 - 電源:220µA 電流 - 輸出 / 通道:60mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 36 V，±2.25 V ~ 18 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:剪切帶 (CT) 其它名稱:296-29363-1 |
| AD5749ACPZ-RL7 | 功能描述:IC CURRENT OUT DVR 32-LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:LinCMOS™ 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.05 V/µs 增益帶寬積:110kHz -3db帶寬:- 電流 - 輸入偏壓:0.7pA 電壓 - 輸入偏移:210µV 電流 - 電源:57µA 電流 - 輸出 / 通道:30mA 電壓 - 電源，單路/雙路(±):3 V ~ 16 V，±1.5 V ~ 8 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件 產(chǎn)品目錄頁面:865 (CN2011-ZH PDF) 其它名稱:296-1834296-1834-5 |
| AD574A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。