- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10065 > AD574AJD (Analog Devices Inc)IC ADC 12BIT W/REF 28-CDIP PDF資料下載
參數(shù)資料
| 型號： | AD574AJD |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT W/REF 28-CDIP |
| 標準包裝： | 13 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 28.6k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 725mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 28-CDIP（0.605"，15.37mm） |
| 供應商設備封裝： | 28-CDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個單端，單極；2 個單端，雙極 |
AD574A
REV. B
–11–
Figure 15. Z80—AD574A Interface
Figure 16. Wait State Generator
IBM PC Interface
The AD574A appears in Figure 17 interfaced to the 4 MHz
8088 processor of an IBM PC. Since the device resides in I/O
space, its address is decoded from only the lower ten address
lines and must be gated with AEN (active low) to mask out in-
ternal DMA cycles which use the same I/O address space. This
active low signal is applied to CS. IOR and IOW are used to
initiate the conversion and read, and are gated together to drive
the chip enable, CE. Because the data bus width is limited to
8 bits, the AD574A data resides in two adjacent addresses
selected by A0.
Figure 17. IBM PC—AD574A Interface
Note: Due to the large number of options that may be installed
in the PC, the I/O bus loading should be limited to one Schottky
TTL load. Therefore, a buffer/driver should be used when inter-
facing more than two AD574As to the I/O bus.
8086 Interface
The data mode select pin (12/8) of the AD574A should be con-
nected to VLOGIC to provide a 12-bit data output. To prevent
possible bus contention, a demultiplexed and buffered address/
data bus is recommended. In the cases where the 8-bit short
conversion cycle is not used, A0 should be tied to digital com-
mon. Figure 18 shows a typical 8086 configuration.
Figure 18. 8086—AD574A with Buffered Bus lnterface
For clock speeds greater than 4 MHz wait state insertion similar
to Figure 16 is recommended to ensure sufficient CE and R/C
pulse duration.
The AD574A can also be interfaced in a stand-alone mode (see
Figure 13). A low going pulse derived from the 8086’s WR sig-
nal logically ORed with a low address decode starts the conver-
sion. At the end of the conversion, STS clocks the data into the
three-state latches.
68000 Interface
The AD574, when configured in the stand-alone mode, will eas-
ily interface to the 4 MHz version of the 68000 microprocessor.
The 68000 R/W signal combined with a low address decode ini-
tiates conversion. The UDS or LDS signal, with the decoded
address, generates the DTACK input to the processor, latching
in the AD574A’s data. Figure 19 illustrates this configuration.
Figure 19. 68000—AD574A Interface
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B61-MW-F2 | CONVERTER MOD DC/DC 12V 100W |
| MS3106F12-5P | CONN PLUG 1POS STRAIGHT W/PINS |
| AD1674BR | IC ADC 12BIT 100KSPS 28-SOIC |
| IDT72805LB25PF8 | IC FIFO SYNC DUAL 256X18 128TQFP |
| LT1341CG#TR | IC TXRX 5V RS232 SHUTDOWN 28SSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD574AJD/+ | 制造商:Analog Devices 功能描述:ADC SGL SAR 12-BIT PARALLEL 28PIN SBDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:IC, MONO 12-BIT A/D CONV - Bulk |
| AD574AJD+ | 制造商:ANALOG 功能描述:574 12BIT A/D CONVERTER |
| AD574AJDZ | 功能描述:IC ADC 12BIT W/REF 28-CDIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD574AJE | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD574AJN | 功能描述:IC ADC 12BIT W/REF 28-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。