- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄6027 > AD5751BCPZ (Analog Devices Inc)IC CURR/VOLT OUT DVR 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD5751BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CURR/VOLT OUT DVR 32LFCSP |
| 標準包裝： | 1 |
| 放大器類型： | 儀表 |
| 電路數(shù)： | 1 |
| 轉換速率： | 2 V/µs |
| 電流 - 電源： | 5.2mA |
| 電流 - 輸出 / 通道： | 24mA |
| 電壓 - 電源，單路/雙路(±)： | 10.8 V ~ 55 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 托盤 |
| 產品目錄頁面： | 771 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD5751
Data Sheet
Rev. B | Page 24 of 32
DEFAULT REGISTERS AT POWER-ON
The AD5751 power-on-reset circuit ensures that all registers are
loaded with zero code.
In software SPI mode, the part powers up with all outputs
disabled (OUTEN bit = 0). The user must set the OUTEN bit in
the control register to enable the output and, in the same write,
set the output range configuration using the R3 to R0 bits.
If hardware mode is selected, the part powers up to the
conditions defined by the R3 to R0 bits and the status of the
OUTEN pin. It is recommended to keep the output disabled
when powering up the part in hardware mode.
RESET FUNCTION
In software mode, the part can be reset using the RESET pin
(active low) or the reset bit (reset = 1). A reset disables both the
current and voltage outputs to their power-on condition. The
user must write to the OUTEN bit to enable the output and, in
the same write, set the output range configuration. The RESET
pin is a level sensitive input; the part stays in reset mode as long
as the RESET pin is low. The reset bit clears to 0 following a
reset command to the control register.
In hardware mode, there is no reset. If using the part in
hardware mode, the RESET pin should be tied high.
OUTEN
In software mode, the output can be enabled or disabled using
the OUTEN bit in the control register. When the output is
disabled, both the current and voltage channels go into tristate.
The user must set the OUTEN bit to enable the output and
simultaneously set the output range configuration.
In hardware mode, the output can be enabled or disabled using
the OUTEN pin. When the output is disabled, both the current
and voltage channels go into tristate. The user must write to the
OUTEN pin to enable the output. It is recommended that the
output be disabled when changing the ranges.
SOFTWARE CONTROL
Software control is enabled by connecting the HW SELECT pin
to ground. In software mode, the AD5751 is controlled over a
versatile 3-wire serial interface that operates at clock rates up to
50 MHz. It is compatible with SPI, QSPI, MICROWIRE, and
DSP standards.
Input Shift Register
The input shift register is 16 bits wide. Data is loaded into the
device MSB first as a 16-bit word under the control of a serial
clock input, SCLK. Data is clocked in on the falling edge of SCLK.
The input shift register consists of 16 control bits, as shown in
Table 7. The timing diagram for this write operation is shown in
Figure 2. The first three bits of the input shift register are used to set
the hardware address of the AD5751 device on the printed circuit
board (PCB). Up to eight devices can be addressed per board.
Bit D11, Bit D1, and Bit D0 must always be set to 0 during any
write sequence.
Table 7. Input Shift Register Contents for a Write Operation—Control Register
MSB
LSB
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
A2
A1
A0
R/W
0
R3
R2
R1
R0
CLRSEL
OUTEN
Clear
RSET
Reset
0
Table 8. Input Shift Register Descriptions for Control Register
Bit
Description
A2, A1, A0
Used in association with the AD2, AD1, and AD0 external pins to determine which part is being addressed by the system
controller.
A2
A1
A0
Function
0
Addresses part with Pin AD2 = 0, Pin AD1 = 0, Pin AD0 = 0.
0
1
Addresses part with Pin AD2 = 0, Pin AD1 = 0, Pin AD0 = 1.
0
1
0
Addresses part with Pin AD2 = 0, Pin AD1 = 1, Pin AD0 = 0.
0
1
Addresses part with Pin AD2 = 0, Pin AD1 = 1, Pin AD0 = 1.
1
0
Addresses part with Pin AD2 = 1, Pin AD1 = 0, Pin AD0 = 0.
1
0
1
Addresses part with Pin AD2 = 1, Pin AD1 = 0, Pin AD0 = 1.
1
0
Addresses part with Pin AD2 = 1, Pin AD1 = 1, Pin AD0 = 0.
1
Addresses part with Pin AD2 = 1, Pin AD1 = 1, Pin AD0 = 1.
R/W
Indicates a read from or a write to the addressed register.
相關PDF資料 |
PDF描述 |
|---|---|
| RMCF0603JT4K70 | RES 4.7K OHM 1/10W 5% 0603 SMD |
| AD9631ARZ | IC OPAMP VF ULDIST 70MA 8SOIC |
| AD8228BRMZ-R7 | IC AMP INST PREC LDRIFT LN 8MSOP |
| RMCF0603JT1K00 | RES 1K OHM 1/10W 5% 0603 SMD |
| AD843KNZ | IC OPAMP GP 34MHZ 50MA 8DIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5751BCPZ-REEL7 | 功能描述:IC I/V OUTPUT DRIVER 60V 32LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:150 系列:- 放大器類型:音頻 電路數(shù):2 輸出類型:- 轉換速率:5 V/µs 增益帶寬積:12MHz -3db帶寬:- 電流 - 輸入偏壓:100nA 電壓 - 輸入偏移:500µV 電流 - 電源:6mA 電流 - 輸出 / 通道:50mA 電壓 - 電源，單路/雙路(±):4 V ~ 32 V，±2 V ~ 16 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:8-TSSOP 包裝:管件 |
| AD5752 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs |
| AD5752AREZ | 功能描述:IC DAC DUAL 16BIT SERIAL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5752AREZ-REEL7 | 功能描述:IC DAC DUAL 16BIT SERIAL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5752BREZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs |
發(fā)布緊急采購，3分鐘左右您將得到回復。