參數(shù)資料
型號: AD6122
廠商: Analog Devices, Inc.
英文描述: CDMA 3 V Receiver IF Subsystem with Integrated Voltage Regulator(低功耗接收中頻子系統(tǒng))
中文描述: CDMA的3 V接收機(jī)中頻子系統(tǒng)集成穩(wěn)壓器(低功耗接收中頻子系統(tǒng))
文件頁數(shù): 13/19頁
文件大?。?/td> 262K
代理商: AD6122
REV. 0
AD6122
–13–
L
R
R
R
=
+
20
1
1
1
1
1
2 2
/
log
(4)
Z
R
R
IN
=
+
2 1
2
(5)
where
L
is the transducer loss (or loss through the pad) in dB
and
Z
IN
is the desired input resistance in ohms. Using these
equations, we can design the attenuator circuit to provide what-
ever amount of attenuation we require.
This circuit is very sensitive to parasitic capacitances. As a re-
sult, extra care should be taken to ensure minimum and equal
printed circuit board transmission lines. We should also try to
keep R2 small in order to minimize the effects of printed circuit
board parasitic capacitance on loading the output of the pad.
In conclusion, we have to develop a system-level ACPR budget
for our radio, and from that budget determine how much ACPR
performance we desire from the AD6122. We then need to imple-
ment the appropriate attenuation network to get that ACPR
performance.
I
Q
500mV p-p
DIFFERENTIAL
LO
MODULATORS
500mV p-p
DIFFERENTIAL
100mV p-p
DIFFERENTIAL
20dB
ATTENUATOR
VGAIN = 2.5V
GAIN = +34dB
TRANSMIT
OUTPUT
IF AMPLIFIERS
–21dBm
(REFERRED TO 1k
)
252.1mV p-p DIFFERENTIAL
–41dBm
(REFERRED TO 1k
V
)
25.21mV p-p
DIFFERENTIAL
–7dBm
(REFERRED TO 1k
)
1.263V p-p DIFFERENTIAL
MODOP
IFIN
Z
IN
= 1k
V
Z
OUT
= 1k
V
1k
V
4
2
Z
IN
= 1k
V
VCC
Figure 29. Level Diagram
LEVEL DIAGRAM
Figure 29 is provided to better understand the different voltage
levels you can expect to see at different points of the AD6122.
It represents the voltage and power levels expected for a maxi-
mum input condition of 500 mV p-p at the I and Q modulator
and maximum gain in the IF amplifiers. When trying to make
these measurements, a high impedance (10 M
) active FET
probe (for example, the Tek P6204, from Tektronix) should be
used to minimize the effects of loading the circuit with the probe.
In order to produce these results, the attenuator is designed to
have a 1 k
input impedance and the output of the IF amplifi-
ers are loaded with 1 k
. The roofing filter is designed to reso-
nate the parasitic capacitance at the IF frequency.
相關(guān)PDF資料
PDF描述
AD6140ARSRL Bandpass IF Subsystem
AD6140ARS RE Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 3.3V; Output Voltage (Vdc): 12V; Power: 1W; Industry Standard Pinout; 1kVDC & 2kVDC Isolation; UL94V-0 Package Material; Optional Continuous Short Circuit Protected; Fully Encapsulated; Custom Solutions Available; Efficiency to 85%
AD6140 Bandpass ∑△ IF Subsystem(帶通∑△IF子系統(tǒng))
AD6190ARSRL 900 MHz RF Transceiver
AD6190ARS 900 MHz RF Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6122ACP 制造商:Analog Devices 功能描述:COMMUNICATION CDMA 3V TRANSMITTER IF SUBSYSTEM 28SSOP
AD6122ACPRL 制造商:AD 制造商全稱:Analog Devices 功能描述:CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator
AD6122ARS 制造商:AD 制造商全稱:Analog Devices 功能描述:CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator
AD6122ARSRL 制造商:AD 制造商全稱:Analog Devices 功能描述:CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator
AD612BS 制造商:POP 功能描述: