參數(shù)資料
型號(hào): AD645J
廠商: Analog Devices, Inc.
英文描述: Low Noise, Low Drift FET Op Amp
中文描述: 低噪聲,低漂移運(yùn)算放大器場(chǎng)效應(yīng)管
文件頁(yè)數(shù): 2/8頁(yè)
文件大?。?/td> 439K
代理商: AD645J
AD645–SPECIFICATIONS
Model
Min
AD645J/A
Typ
AD645K/B
Typ
AD645C
Typ
AD645S
Typ
Conditions
1
Max
Min
Max
Min
Max
Min
Max
Units
INPUT OFFSET VOLTAGE
1
Initial Offset
Offset
Drift (Average)
vs. Supply (PSRR)
vs. Supply
100
300
3
110
100
500
1000
10/5
50
100
1
110
100
250
400
5/2
50
75
0.5
110
100
250
300
1
100
500
4
110
95
500
1500
10
μ
V
μ
V
μ
V/
°
C
dB
dB
T
MIN
–T
MAX
90
94
90
94
90
90
86
T
MIN
–T
MAX
INPUT BIAS CURRENT
2
Either Input
Either Input
@ T
MAX
Either Input
Offset Current
Offset Current
@ T
MAX
V
CM
= 0 V
0.7/1.8
3/5
0.7/1.8 1.5/3
1.8
3
1.8
5
pA
V
CM
= 0 V
V
CM
= +10 V
V
CM
= 0 V
16/115
0.8/1.9
0.1
16/115
0.8/1.9
0.1
115
1.9
0.1
1800
1.9
0.1
pA
pA
pA
1.0
0.5
0.5
1.0
V
CM
= 0 V
2/6
2/6
6
100
pA
INPUT VOLTAGE NOISE
0.1 to 10 Hz
f = 10 Hz
f = 100 Hz
f = 1 kHz
f = 10 kHz
1.0
20
10
9
8
3.0
50
30
15
10
1.0
20
10
9
8
2.5
40
20
12
10
1
20
10
9
8
2
40
20
12
10
1.0
20
10
9
8
3.3
50
30
15
10
μ
V p-p
nV/
Hz
nV/
Hz
nV/
Hz
nV/
Hz
INPUT CURRENT NOISE
f = 0.1 to 10 Hz
f = 0.1 thru 20 kHz
11
0.6
20
1.1
11
0.6
15
0.8
11
0.6
15
0.8
11
0.6
20
1.1
fA p-p
fA/
Hz
FREQUENCY RESPONSE
Unity Gain, Small Signal
Full Power Response
2
2
2
2
MHz
V
O
= 20 V p-p
R
LOAD
= 2 k
V
OUT
= 20 V p-p
R
LOAD
= 2 k
16
32
16
32
16
32
16
32
kHz
Slew Rate, Unity Gain
1
2
1
2
1
2
1
2
V/
μ
s
SETTLING TIME
3
To 0.1%
To 0.01%
Overload Recovery
4
Total Harmonic
Distortion
6
8
5
6
8
5
6
8
5
6
8
5
μ
s
μ
s
μ
s
50% Overdrive
f = 1 kHz
R
LOAD
2 k
V
O
= 3 V rms
0.0006
0.0006
0.0006
0.0006
%
INPUT IMPEDANCE
Differential
Common-Mode
V
DIFF
=
±
1 V
10
12
i
1
10
14
i
2.2
10
12
i
1
10
14
i
2.2
10
12
i
1
10
14
i
2.2
10
12
i
1
10
14
i
2.2
i
pF
i
pF
INPUT VOLTAGE RANGE
Differential
5
Common-Mode Voltage
Over Max Oper. Range
Common-Mode
Rejection Ratio
±
20
+11, –10.4
±
20
+11, –10.4
±
20
+11, –10.4
±
20
+11, –10.4
V
V
V
±
10
±
10
±
10
±
10
±
10
±
10
±
10
±
10
V
CM
=
±
10 V
T
MIN
–T
MAX
90
110
100
94
90
110
100
94
90
110
100
90
86
110
100
dB
dB
OPEN-LOOP GAIN
V
O
=
±
10 V
R
LOAD
2 k
T
MIN
–T
MAX
114
130
120
114
130
120
114
130
114
110
130
dB
dB
OUTPUT CHARACTERISTICS
Voltage
R
LOAD
2 k
T
MIN
–T
MAX
V
OUT
=
±
10 V
Short Circuit
±
10
±
10
±
5
±
11
±
10
±
10
±
5
±
11
±
10
±
10
±
5
±
11
±
10
±
10
±
5
±
11
V
V
mA
mA
Current
±
10
±
15
±
10
±
15
±
10
±
15
±
10
±
15
POWER SUPPLY
Rated Performance
Operating Range
Quiescent Current
Transistor Count
±
15
±
15
±
15
±
15
V
V
mA
±
5
±
18
3.5
±
5
±
18
3.5
±
5
±
18
3.5
±
5
±
18
3.5
3.0
62
3.0
62
3.0
62
3.0
62
# of Transistors
NOTES
1
Input offset voltage specifications are guaranteed after 5 minutes of operation at T
= +25
°
C.
2
Bias current specifications are guaranteed maximum at either input after 5 minutes of operation at T
A
= +25
°
C. For higher temperature, the current doubles every 10
°
C.
3
Gain = –1, R
= 2 k
.
4
Defined as the time required for the amplifier’s output to return to normal operation after removal of a 50% overload from the amplifier input.
5
Defined as the maximum continuous voltage between the inputs such that neither input exceeds
±
10 V from ground.
All min and max specifications are guaranteed.
Specifications subject to change without notice.
REV. B
–2–
(@ +25
8
C, and
6
15 V dc, unless otherwise noted)
相關(guān)PDF資料
PDF描述
AD645 Low Noise,Low Drift FET OP AMP(低噪聲,低漂移,FET運(yùn)算放大器)
AD6472 2 Pair/1 Pair ETSI Compatible HDSL Analog Front End(2對(duì)/1對(duì)的符合ETSI標(biāo)準(zhǔn)的HDSL模擬前端處理器)
AD648A Dual Precision, Low Power BiFET Op Amp
AD648JN CAP X7R,0.1UF,50V,10%,0805
AD648JR Dual Precision, Low Power BiFET Op Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD645JN 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Noise, Low Drift FET Op Amp
AD645K 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Noise, Low Drift FET Op Amp
AD645KN 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Noise, Low Drift FET Op Amp
AD645S 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Noise, Low Drift FET Op Amp
AD645SH 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Operational Amplifier