- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362097 > AD6472BS XDSL INTERFACE|HDSL|INTERFACE|QFP|80PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | AD6472BS |
| 英文描述： | XDSL INTERFACE|HDSL|INTERFACE|QFP|80PIN|PLASTIC |
| 中文描述： | 用戶線接口| HDSL |接口| QFP封裝| 80腳|塑料 |
| 文件頁數(shù)： | 7/8頁 |
| 文件大?。?/td> | 150K |
| 代理商： | AD6472BS |
AD6472
–7–
T able VI. 40% to 60% Duty Cycle RX CLK Clock
when the RX CLK = 1160 kHz
Symbol
Parameter
Min
T yp
Max
Units
t
C
t
CH
t
CL
t
OD
Latency
Clock Period
Clock Pulsewidth High
Clock Pulsewidth Low
Output Delay
Pipeline Delay
862
ns
ns
ns
ns
Cycles
342
514
8
3
514
342
19
3
13
3
T able VII. 40% to 60% Duty Cycle RX CLK when the
RX CLK = 1160
3
2 kHz
Symbol
Parameter
Min
T yp
Max
Units
t
C
t
CH
t
CL
t
OD
Latency
Clock Period
Clock Pulsewidth High
Clock Pulsewidth Low
Output Delay
Pipeline Delay
431
ns
ns
ns
ns
Cycles
171
257
8
3
257
171
19
3
13
3
Receive Interface T iming
T he analog input is sampled at the rising edge of the RX CLK .
T he digital data, RX 11:RX 0, is valid on each falling edge of
RX CLK . Figure 4 shows a three-cycle latency on the receive
data.
T able V through T able VII lists the RX CLK clock switching
specifications for various RX CLK conditions. See T able IV,
Configuration Control.
T able V. 40% to 60% Duty Cycle when the RX CLK
= 1168
÷
2 kHz
Symbol
Parameter
Min
T yp
Max
Units
t
C
t
CH
t
CL
t
OD
Latency
Clock Period
Clock Pulsewidth High
Clock Pulsewidth Low
Output Delay
Pipeline Delay
1712
ns
ns
ns
ns
Cycles
685
1027
8
3
1027
685
19
3
13
3
t
C
t
CL
t
CH
t
OD
DATA1
S4
S3
S2
S1
ANALOG
INPUT
INPUT
CLOCK
RXCLK
OUTPUT
DATA
RX11:RX0
Figure 4. Receive Interface Timing Diagram
t
H
$
10ns
2
TX_CLK
TX_SYNC
TX_DATA
D11
MSB
D10
D9
D8
D7
D5
D6
D4
D3
D2
D1
D0
X
X
X
X
D11
MSB
D10
D9
1. THE RISING EDGE TO TX_SYNC CAN OCCUR ANYWHERE. TX_SYNC MUST BE AT LEAST ONE CLOCK CYCLE WIDE.
2. TX_SYNC FALLING EDGE MUST OCCUR AFTER THE TX_CLK RISING EDGE THAT CAPTURED THE SERIAL LSB.
THIS ENSURES CORRECT LOADING INTO THE DAC.
THE FIRST 12 BITS OF THE 16-BIT SERIAL WORD ARE THE INPUT TO THE TX PATH DAC, MSB FIRST. THE NUMBER
SYSTEM IS TWOS COMPLEMENT, AS FOLLOWS:
FULL SCALE
1/2 FULL SCALE
1/2 FULL SCALE
MINUS 1LSB
ZERO
OUTPUT
011111111111
000000000000
111111111111
WORD
100000000000
1
t
SU
$
12ns
Figure 5. Transmit Interface Timing Diagram
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD647JH | Lithium Battery; Voltage Rating:3V; Battery Size Code:Coin Cell; Battery Capacity:80mAh; Battery Terminals:Pressure Contact; Diameter:20.00mm; Height:1.60mm; NEDA Battery Code:5000LC RoHS Compliant: NA |
| AD647KH | Ultralow Drift, Dual BiFET Op Amp |
| AD647LH | MLT Series Linear Position Transducer, 152,4 mm [6.0 in] Electrical Travel, Less than 0.5 % Linearity, Item Number F38000206 |
| AD647 | Ultralow Drift, Dual BiFET Op Amp |
| AD647J | Ultralow Drift, Dual BiFET Op Amp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6472BSZ | 制造商:Analog Devices 功能描述: |
| AD647J | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Drift, Dual BiFET Op Amp |
| AD647JH | 制造商:Rochester Electronics LLC 功能描述:PRECISION DUAL OP AMP IC - Bulk 制造商:ANALOG 功能描述:AD647JH 制造商:Analog Devices 功能描述: |
| AD647K | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Drift, Dual BiFET Op Amp |
| AD647KH | 制造商:Rochester Electronics LLC 功能描述:PRECISION DUAL OP AMP IC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。