參數(shù)資料
型號(hào): AD662AQ
英文描述: 12-Bit Digital-to-Analog Converter
中文描述: 12位數(shù)字到模擬轉(zhuǎn)換器
文件頁數(shù): 13/40頁
文件大?。?/td> 927K
代理商: AD662AQ
REV. A
AD6624
–13–
ARCHITECTURE
The AD6624 has four signal processing stages: a Frequency
Translator, second order Resampling Cascaded Integrator
Comb FIR filters (rCIC2), a fifth order Cascaded Integrator
Comb FIR filter (CIC5), and a RAM Coefficient FIR filter
(RCF). Multiple modes are supported for clocking data into and
out of the chip, and provide flexibility for interfacing to a wide
variety of digitizers. Programming and control is accomplished
via serial and microprocessor interfaces.
Frequency translation is accomplished with a 32-bit complex
Numerically Controlled Oscillator (NCO). Real data entering
this stage is separated into in-phase (I) and quadrature (Q)
components. This stage translates the input signal from a digital
intermediate frequency (IF) to digital baseband. Phase and
amplitude dither may be enabled on-chip to improve spurious
performance of the NCO. A phase-offset word is available to
create a known phase relationship between multiple AD6624s or
between channels.
Following frequency translation is a resampling, fixed-coefficient,
high-speed, second order, Resampling Cascade Integrator
Comb (rCIC2) filter that reduces the sample rate based on the
ratio between the decimation and interpolation registers.
The next stage is a fifth order Cascaded Integrator Comb (CIC5)
filter whose response is defined by the decimation rate. The
purpose of these filters is to reduce the data rate to the final
filter stage so it can calculate more taps per output.
The final stage is a sum-of-products FIR filter with program-
mable 20-bit coefficients, and decimation rates programmable
from 1 to 256 (1–32 in practice). The RAM Coefficient FIR
filter (RCF in the Functional Block Diagram) can handle a
maximum of 160 taps.
The overall filter response for the AD6624 is the composite of
all decimating and interpolating stages. Each successive filter
stage is capable of narrower transition bandwidths but requires
a greater number of CLK cycles to calculate the output. More
decimation in the first filter stage will minimize overall power
consumption. Data from the chip is interfaced to the DSP via a
high-speed synchronous serial port.
Figure 18a illustrates the basic function of the AD6624: to
select and filter a single channel from a wide input spectrum.
The frequency translator “tunes” the desired carrier to baseband.
Figure 18b shows the combined filter response of the rCIC2,
CIC5, and RCF.
SIGNAL OF INTEREST
f
S
/2
WIDEBAND INPUT SPECTRUM (–
f
SAMP
/2 TO
f
SAMP
/2)
SIGNAL OF INTEREST “IMAGE”
–3
f
S
/8
–5
f
S
/16
f
S
/4
–3
f
S
/16
WIDEBAND INPUT SPECTRUM (e.g., 30MHz FROM HIGH-SPEED ADC)
f
S
/8
f
S
/16
DC
f
S
/16
f
S
/8
3
f
S
/16
f
S
/4
5
f
S
/16
3
f
S
/8
f
S
/2
AFTER FREQUENCY TRANSLATION
NCO “TUNES” SIGNAL TO BASEBAND
FREQUENCY TRANSLATION (e.g., SINGLE 1MHz CHANNEL TUNED TO BASEBAND)
f
S
/2
–3
f
S
/8
–5
f
S
/16
f
S
/4
–3
f
S
/16
f
S
/8
f
S
/16
DC
f
S
/16
f
S
/8
3
f
S
/16
f
S
/4
5
f
S
/16
3
f
S
/8
f
S
/2
Figure 18a. Frequency Translation of Wideband Input Spectrum
kHz
10
–1000
1000
d
–800 –600 –400 –200
0
200
400
600
800
0
–50
–60
–70
–20
–30
–40
–10
–80
–90
–100
–110
–120
–130
–140
–150
Figure 18b. Composite Filter Response of rCIC2, CIC5, and RCF
相關(guān)PDF資料
PDF描述
AD662BQ 12-Bit Digital-to-Analog Converter
AD662JN 12-Bit Digital-to-Analog Converter
AD662KN 12-Bit Digital-to-Analog Converter
AD662SQ 12-Bit Digital-to-Analog Converter
AD662TQ 12-Bit Digital-to-Analog Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD662BQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
AD662JN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
AD662KN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
AD662SQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
AD662TQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter