參數(shù)資料
型號(hào)： AD662TQ
英文描述： 12-Bit Digital-to-Analog Converter
中文描述： 12位數(shù)字到模擬轉(zhuǎn)換器
文件頁(yè)數(shù)： 20/40頁(yè)
文件大?。?/td> 927K
代理商： AD662TQ
REV. A
AD6624
–20–
Bit 11 of this register is used to invert the external exponent
before internal calculation. This bit should be set HIGH for
gain-ranging ADCs that use an increasing exponent to represent
an increasing signal level. This bit should be set LOW for gain-
ranging ADCs that use a decreasing exponent for representing
an increasing signal level.
In applications that do not require the features of the rCIC2, it
may be bypassed by setting the L/M ratio to 1/1. This effectively
bypasses all circuitry of the rCIC2 except the scaling, which is still
effectual.
FIFTH ORDER CASCADED INTEGRATOR COMB FILTER
The third signal processing stage, CIC5, implements a sharper,
fixed-coefficient, decimating filter than CIC2. The input rate to
this filter is f
SAMP2
. The maximum input rate is given by Equa-
tion 9. N
CH
equals two for Diversity Channel Real input mode;
otherwise N
CH
equals one. In order to satisfy this equation, M
CIC2
can be increased, N
CH
can be reduced, or f
CLK
can be increased
(reference fractional rate input timing described in the Input
Timing section).
f
f
N
SAMP
CLK
CH
2
≤
(9)
The decimation ratio, M
CIC5
, may be programmed from 2 to 32
(all integer values). The frequency response of the filter is given
by Equation 10. The gain and passband droop of CIC5 should
be calculated by these equations. Both parameters may be com-
pensated for in the RCF stage.
H( )
z
–
z
S
M
CIC
CIC
–
1
–
–
=
×
+
1
2
1
5
5
5
1
5
(10)
H( )
M
f
f
f
f
S
CIC
SAMP
SAMP
CIC
sin
sin
=
×
×
+
1
2
5
5
5
2
2
5
π
π
The scale factor,
S
CIC
5
is a programmable unsigned integer
between 0 and 20. It serves to control the attenuation of the
data into the CIC5 stage in 6 dB increments. For the best
dynamic range, S
CIC5
should be set to the smallest value possible
(lowest attenuation) without creating an overflow condition.
This can be safely accomplished using Equation 11, where
OL
rCIC2
is the largest fraction of full scale possible at the input
to this filter stage. This value is output from the rCIC2 stage,
then pipelined into the CIC5.
(
=
(
+
S
ceil
M
OL
OL
M
OL
CIC
CIC
rCIC
CIC
CIC
S
rCIC
CIC
5
5
5
2
5
5
5
5
2
5
2
5
=
×
)
)
×
log (
) –
(11)
The output rate of this stage is given by Equation 12.
f
f
M
SAMP
SAMP
CIC
5
2
5
≤
(12)
CIC5 Rejection
Table IV illustrates the amount of bandwidth in percentage of
the clock rate that can be protected with various decimation
rates and alias rejection specifications. The maximum input rate
into the CIC5 is 80 MHz when the rC1C2 decimates by one.
As in Table III, these are the 1/2 bandwidth characteristics of
the CIC5. Note that the CIC5 stage can protect a much wider
band than the CIC2 for any given rejection.
Table IV. SSB CIC5 Alias Rejection Table (f
SAMP2
= 1)
M
CIC5
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
–50 dB –60 dB
–70 dB
–80 dB –90 dB
–100 dB
10.227
7.924
6.213
5.068
4.267
3.68
3.233
2.881
2.598
2.365
2.17
2.005
1.863
1.74
1.632
1.536
1.451
1.375
1.307
1.245
1.188
1.137
1.09
1.046
1.006
0.969
0.934
0.902
0.872
0.844
0.818
8.078
6.367
5.022
4.107
3.463
2.989
2.627
2.342
2.113
1.924
1.765
1.631
1.516
1.416
1.328
1.25
1.181
1.119
1.064
1.013
0.967
0.925
0.887
0.852
0.819
0.789
0.761
0.734
0.71
0.687
0.666
6.393
5.11
4.057
3.326
2.808
2.425
2.133
1.902
1.716
1.563
1.435
1.326
1.232
1.151
1.079
1.016
0.96
0.91
0.865
0.824
0.786
0.752
0.721
0.692
0.666
0.641
0.618
0.597
0.577
0.559
0.541
5.066
4.107
3.271
2.687
2.27
1.962
1.726
1.54
1.39
1.266
1.162
1.074
0.998
0.932
0.874
0.823
0.778
0.737
0.701
0.667
0.637
0.61
0.584
0.561
0.54
0.52
0.501
0.484
0.468
0.453
0.439
4.008
3.297
2.636
2.17
1.836
1.588
1.397
1.247
1.125
1.025
0.941
0.87
0.809
0.755
0.708
0.667
0.63
0.597
0.568
0.541
0.516
0.494
0.474
0.455
0.437
0.421
0.406
0.392
0.379
0.367
0.355
3.183
2.642
2.121
1.748
1.48
1.281
1.128
1.007
0.909
0.828
0.76
0.703
0.653
0.61
0.572
0.539
0.509
0.483
0.459
0.437
0.417
0.399
0.383
0.367
0.353
0.34
0.328
0.317
0.306
0.297
0.287
This table helps to calculate an upper bound on decimation,
M
CIC5
, given the desired filter characteristics.
RAM COEFFICIENT FILTER
The final signal processing stage is a sum-of-products decimat-
ing filter with programmable coefficients (see Figure 27). The
data memories I-RAM and Q-RAM store the 160 most recent
complex samples from the previous filter stage with 20-bit reso-
lution. The coefficient memory, CMEM, stores up to 256
coefficients with 20-bit resolution. On every CLK cycle, one tap
for I and one tap for Q are calculated using the same coeffi-
cients. The RCF output consists of 24-bit data bits.
相關(guān)PDF資料
PDF描述
AD667JCHIPS 12-Bit Digital-to-Analog Converter
AD667JP-REEL 12-Bit Digital-to-Analog Converter
AD667* Microprocessor-Compatible 12-Bit D/A Converter
AD667AE 12-Bit Digital-to-Analog Converter
AD667 Microprocessor-Compatible 12-Bit D/A Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6630 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Differential, Low Noise IF Gain Block with Output Clamping
AD6630AR 功能描述:IC IF GAIN BLOCK W/CLAMP 16-SOIC RoHS:否 類(lèi)別:RF/IF 和 RFID >> RF 放大器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 頻率:100MHz ~ 6GHz P1dB:9.14dBm（8.2mW） 增益:15.7dB 噪音數(shù)據(jù):1.3dB RF 型:CDMA，TDMA，PCS 電源電壓:2.7 V ~ 5 V 電流 - 電源:60mA 測(cè)試頻率:2GHz 封裝/外殼:0505（1412 公制） 包裝:帶卷 (TR)
AD6630AR-REEL 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD6630ARZ 功能描述:IC IF GAIN BLOCK W/CLAMP 16SOIC RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF 放大器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 頻率:100MHz ~ 6GHz P1dB:9.14dBm（8.2mW） 增益:15.7dB 噪音數(shù)據(jù):1.3dB RF 型:CDMA，TDMA，PCS 電源電壓:2.7 V ~ 5 V 電流 - 電源:60mA 測(cè)試頻率:2GHz 封裝/外殼:0505（1412 公制） 包裝:帶卷 (TR)
AD6630ARZ-REEL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*