- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD664 (Analog Devices, Inc.) Monolithic 12-Bit Quad DAC PDF資料下載
參數(shù)資料
| 型號： | AD664 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Monolithic 12-Bit Quad DAC |
| 中文描述： | 單片12位四路DAC |
| 文件頁數(shù)： | 10/20頁 |
| 文件大小： | 566K |
| 代理商： | AD664 |
AD664
REV. C
–10–
occupies the topmost eight bits of the input word. The last four
bits of the input word are “don’t cares.”
Figure 15 shows the format of the MODE SELECT word. The
first four bits determine the gain range of the DAC. When set to
be a gain of 1, the output of the DAC spans a voltage of 1 times
the reference. When set to a gain of 2, the output of the DAC
spans a voltage of 2 times the reference.
The next four bits determine the mode of the DAC. When set to
UNIPOLAR, the output goes from 0 to REF or 0 to 2 REF.
When the BIPOLAR mode is selected, the output goes from
–REF/2 to REF/2 or –REF to REF.
Figure 15. Mode Select Word Format
Load and Update Mode of One DAC
In this next example, the object is to load new mode informa-
tion for one of the DACs into the first rank of latches and then
immediately update the second rank. This is done by putting the
new mode information (8-bit word length) onto the databus.
Then
MS
and
LS
are pulled low. Following that,
CS
is pulled
low. This loads the mode information into the first rank of
latches.
LS
is then brought high. This action updates the second
rank of latches (and, therefore, the DAC outputs). The load
cycle ends when
CS
is brought high.
In reality, this load cycle really updates the modes of all the
DACs, but the effect is to only change the modes of those
DACs whose mode select information has actually changed.
Figure 16a. Load and Update Mode of One DAC
25
8
C
MIN (ns)
0
0
0
60
70
0
0
T
to T
MAX
MIN (ns)
0
0
0
70
80
0
0
SYMBOL
t
MS
t
LS
*
t
DS
t
LW
t
CH
t
DH
t
MH
*FOR t
> 0, THE WIDTH OF
LS
MUST BE
INCREASED BY THE SAME AMOUNT THAT
t
LS
IS GREATER THAN 0 ns.
Figure 16b. Load and Update Mode of One DAC Timing
Preloading the Mode Select Register
Mode data can be written into the first rank of the mode select
latch without changing the modes currently being used. This
feature is useful when a user wants to preload new mode infor-
mation in anticipation of strobing that in at a future time. Fig-
ure 17 illustrates the correct sequence and timing of control
signals to accomplish this task.
This allows the user to “preload” the data to a DAC and strobe
it into the output latch at some future time. The user could do
this by reproducing the sequence of signals illustrated in Figures
17c and 17d.
Figure 17a. Preload Mode Select Register
Figure 17b. Preload Mode Select Register Timing
1
0
1
0
DATA
INPUT/OUTPUT
BITS
AD___
QS0,QS1,QS2
DS0,DS1
___
___
__
MS
__
CS
t
MS
t
MH
t
W
Figure 17c. Update Second Rank of Mode Select Latch
25
8
C
MIN (ns)
0
0
80
T
MIN
to T
MAX
MIN (ns)
0
0
100
SYMBOL
t
MS
t
MH
t
W
Figure 17d. Update Second Rank of Mode Select Latch
Timing
Transparent Operation (44-Pin Versions)
Transparent operation allows data from the inputs of the
AD664 to be transferred into the DAC registers without the
intervening step of being latched into the first rank of latches.
Two modes of transparent operation exist, the “partially trans-
parent” mode and a “fully transparent” mode. In the “partially
transparent” mode, one of the DACs is transparent while the
remaining three continue to use the data latched into their
respective input registers. Both modes require a 12-bit wide
input word!
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD664AD-BIP | Monolithic 12-Bit Quad DAC |
| AD664AD-UNI | Monolithic 12-Bit Quad DAC |
| AD664KN-BIP | Monolithic 12-Bit Quad DAC |
| AD664KN-UNI | Monolithic 12-Bit Quad DAC |
| AD664SD-BIP | Monolithic 12-Bit Quad DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6640 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 65 MSPS IF Sampling A/D Converter |
| AD6640AST | 制造商:Analog Devices 功能描述:ADC Single Pipelined 65Msps 12-bit Parallel 44-Pin LQFP 制造商:Analog Devices 功能描述:ADC SGL PIPELINED 65MSPS 12-BIT PARALLEL 44LQFP - Trays 制造商:Rochester Electronics LLC 功能描述:12-BIT 65 MSPS MONOLITHIC A/D CONVERTER - Tape and Reel 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi |
| AD6640ASTZ | 功能描述:IC ADC 12BIT 65MSPS 44-LQFP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:* |
| AD6640PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 65 MSPS IF Sampling A/D Converter |
| AD6640ST | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 65 MSPS IF Sampling A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。