- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373891 > AD664BE (ANALOG DEVICES INC) Monolithic 12-Bit Quad DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD664BE |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | DAC |
| 英文描述： | Monolithic 12-Bit Quad DAC |
| 中文描述： | QUAD, PARALLEL, WORD INPUT LOADING, 10 us SETTLING TIME, 12-BIT DAC, CQCC44 |
| 封裝： | CERAMIC, LCC-44 |
| 文件頁(yè)數(shù)： | 11/20頁(yè) |
| 文件大?。?/td> | 566K |
| 代理商： | AD664BE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
AD664
REV. C
–11–
OUTPUT DATA
Two types of outputs may be obtained from the internal data
registers of the AD664 chip, mode select and DAC input code
data. Readback data may be in the same forms in which it can
be entered; 4-, 8-, and 12-bit wide words (12 bits only for
28-pin versions).
DAC Data Readback
DAC input code readback data is obtained by setting the address
of the DAC (DS0, DS1) and Quads (
QS0
,
QS1
,
QS2
) on the
address pins and bringing the
RD
and
CS
pins low. The timing
diagram for a DAC code readback operation appears in Figure 20.
Figure 20a. DAC Input Code Readback
25
°
C
MIN (ns)
0
0
150
60
0
0
T
to T
MAX
MIN (ns)
0
0
180
75
0
0
SYMBOL
t
AS
t
RS
t
DV
t
DF
t
AH
t
RH
Figure 20b. DAC Input Code Readback Timing
Mode Data Readback
Mode data is read back in a similar fashion. By setting
MS
,
QS0
,
QS1
,
RD
and
CS
low while setting
TR
and
RST
high, the mode
select word is presented to the I/O port pins. Figure 21 shows the
timing diagram for a readback of the mode select data register.
Figure 21a. Mode Data Readback
25
8
C
MIN (ns)
0
0
150
60
0
0
T
to T
MAX
MIN (ns)
0
0
180
75
0
0
SYMBOL
t
AS
t
MS
t
DV
t
DF
t
AH
t
MH
Figure 21b. DAC Mode Readback Timing
Fully transparent operation can be thought of as a simultaneous
load of data from Figure 9a where replacing
LS
with
TR
causes
all 4 DACs to be loaded at once.
The Fully transparent mode is achieved by asserting lows on
QS0
,
QS1
,
QS2
,
TR
and
CS
while keeping
LS
high in addition
to
MS
and
RB
. Figure 18a illustrates the necessary timing rela-
tionships. Fully transparent operation will also work with
TR
tied low (enabled).
DATA INPUT/
OUTPUT BITS
t
TS
t
DS
t
QH
t
DH
t
QS
DATA VALID
TW
t
t
CH
1
LS
QS
TR
CS
Figure 18a. Fully Transparent Mode
25
8
C
MIN (ns)
0
0
0
80
90
0
0
T
to T
MAX
MIN (ns)
0
0
0
90
110
0
0
SYMBOL
t
AS
t
QS
t
TS
*
t
TW
t
CH
t
DH
t
QH
*FOR t
> 0, THE WIDTH OF
TR
MUST BE
INCREASED BY THE SAME AMOUNT THAT
t
TS
IS GREATER THAN 0 ns.
Figure 18b. Fully Transparent Mode Timing
Partially transparent operation can be thought of as preloading
the first rank in Figure 10a without requiring the additional
CS
pulse from Figure 11.
The partially transparent mode is achieved by setting
CS
,
QS0
,
QS1
,
QS2
,
LS
, and
TR
low while keeping
RD
and
MS
high.
The address of the transparent DAC is asserted on DS0 and
DS1. Figure 19a illustrates the necessary timing relationships.
Partially transparent operation will also work with
TR
tied low
(enabled).
DATA INPUT/
OUTPUT BITS
ADDRESS
QS0, QS1, QS2
DS0, DS1, LS
t
TS
t
AS
t
DH
DATA VALID
W
t
t
TH
TR
CS
ADDRESS VALID
t
AH
t
DS
Figure 19a. Partially Transparent
25
°
C
MIN (ns)
0
0
0
90
15
15
15
T
to T
MAX
MIN (ns)
0
0
0
110
15
15
15
SYMBOL
t
DS
t
AS
t
TS
t
W
t
DH
t
AH
t
TH
Figure 19b. Partially Transparent Mode Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD664BJ | Monolithic 12-Bit Quad DAC |
| AD664KP | Monolithic 12-Bit Quad DAC |
| AD664 | Monolithic 12-Bit Quad DAC |
| AD664AD-BIP | Monolithic 12-Bit Quad DAC |
| AD664AD-UNI | Monolithic 12-Bit Quad DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD664BJ | 功能描述:IC DAC 12BIT QUAD MONO 44-JLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓，單極 采樣率（每秒）:* |
| AD664JN-BIP | 功能描述:IC DAC 12BIT QUAD BIPOLAR 28-DIP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓，單極 采樣率（每秒）:* |
| AD664JN-UNI | 功能描述:IC DAC 12BIT QUAD UNIPOL 28-DIP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓，單極 采樣率（每秒）:* |
| AD664JNZ-BIP | 功能描述:IC DAC 12BIT QUAD BIPOLAR 28-DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓，單極 采樣率（每秒）:* |
| AD664JNZ-UNI | 功能描述:IC DAC 12BIT QUAD UNIPOL 28DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓，單極 采樣率（每秒）:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。