- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD664TD-UNI (ANALOG DEVICES INC) Monolithic 12-Bit Quad DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD664TD-UNI |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | Monolithic 12-Bit Quad DAC |
| 中文描述： | QUAD, PARALLEL, WORD INPUT LOADING, 10 us SETTLING TIME, 12-BIT DAC, CDIP28 |
| 封裝： | HERMETIC SEALED, CERAMIC, DIP-28 |
| 文件頁數(shù)： | 7/20頁 |
| 文件大小： | 566K |
| 代理商： | AD664TD-UNI |
AD664
REV. C
–7–
Multiplying Mode Performance
Figure 6 illustrates the typical open-loop gain and phase perfor-
mance of the output amplifiers of the AD664.
G
0
+5
+20
+15
+10
10k
100k
FREQUENCY – H
z
1M
0
+45
+90
P
GAIN
PHASE
Figure 6. Gain and Phase Performance of AD664 Outputs
Crosstalk
Crosstalk is a spurious signal on one DAC output caused by a
change in the output of one or more of the other DACs.
Crosstalk can be induced by capacitive, thermal or load current
induced feedthrough. Figure 7 shows typical crosstalk. DAC B
is set to output 0 volts. The outputs of DAC A, C and D switch
2 k
loads from 10 V to 0 V. The first disturbance in the output
of DAC B is caused by digital feedthrough from the input data
lows. The second disturbance is caused by analog feedthrough
from the other DAC outputs.
Figure 7. Output Crosstalk
Output Noise
Wideband output noise is shown in Figure 8. This measurement
was made with a 7 MHz noise bandwidth, gain = 1 and all bits
on. The total rms noise is approximately one fifth the visual
peak-to-peak noise.
DIGITAL INTERFACE
As Table II shows, the AD664 makes a wide variety of operating
modes available to the user. These modes are accessed or pro-
grammed through the high speed digital port of the quad DAC.
On-board registers program and store the DAC input codes and
the DAC operating mode data. All registers are double-buffered
to allow for simultaneous updating of all outputs. Register data
may be read back to verify the respective contents. The digital
port also allows transparent operation. Data from the input pins
can be sent directly through both ranks of latches to the DAC.
Figure 8. Typical Output Noise
Partial address decoding is performed by the DS0, DS1,
QS0
,
QS1
and
QS2
address bits.
QS0
,
QS1
and
QS2
allow the 44-pin
versions of the AD664 to be addressed in 4-bit nibble, 8-bit byte
or 12-bit parallel words.
The
RST
pin provides a simple method to reset all output
voltages to zero. Its advantages are speed and low software
overhead.
INPUT DATA
In general, two types of data will be input to the registers of the
AD664, input code data and mode select data. Input code data
sets the DAC inputs while the mode select data sets the gain
and range of each DAC.
The versatile I/O port of the AD664 allows many different types
of data input schemes. For example, the input code for just one
of the DACs may be loaded and the output may or may not be
updated. Or, the input codes for all four DACs may be written,
and the outputs may or may not be updated.
The same applies for MODE SELECTION. The mode of just
one or many of the DACs may be rewritten and the user can
choose to immediately update the outputs or wait until a later
time to transfer the mode information to the outputs.
A user may also write both input code and mode information
into their respective first ranks and then update all second ranks
at once.
Finally, transparent operation allows data to be transferred from
the inputs to the outputs using a single control line. This feature
is useful, for example, in a situation where one of the DACs is
used in an A/D converter. The SAR register could be connected
directly to a DAC by using the transparent mode of operation.
Another use for this feature would be during system calibration
where the endpoints of the transfer function of each DAC would
be measured. For example, if the full-scale voltages of each
DAC were to be measured, then by making all four DACs
transparent and putting all “1s” on the input port, all four
DACs would be at full-scale. This requires far less software
overhead than loading each register individually.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD664AJ | Monolithic 12-Bit Quad DAC |
| AD664BE | Monolithic 12-Bit Quad DAC |
| AD664BJ | Monolithic 12-Bit Quad DAC |
| AD664KP | Monolithic 12-Bit Quad DAC |
| AD664 | Monolithic 12-Bit Quad DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD664TD-UNI/883B | 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 12-bit 28-Pin CDIP Tube 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 12-BIT 28CDIP - Rail/Tube 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC IC MONO 12-BIT QUAD 制造商:Analog Devices 功能描述:CONVERTER - DAC |
| AD664TE/883B | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC - 12-BIT DACPORT IC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| AD664TJ/883B | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC - 12-BIT QUAD DAC IC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| AD664XFFA | 制造商:Analog Devices 功能描述:IC, MONO QUAD 12-BIT DAC - Bulk |
| AD6650 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Diversity IF to Baseband GSM/EDGE Narrowband Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。