參數(shù)資料
型號： AD6655-125EBZ1
廠商： Analog Devices, Inc.
英文描述： IF Diversity Receiver
中文描述： IF分集接收機
文件頁數(shù)： 41/84頁
文件大小： 2012K
代理商： AD6655-125EBZ1
AD6655
ADC OVERRANGE AND GAIN CONTROL
In receiver applications, it is desirable to have a mechanism
to reliably determine when the converter is about to be clipped.
The standard overflow indicator provides after-the-fact infor-
mation on the state of the analog input that is of limited usefulness.
Therefore, it is helpful to have a programmable threshold below
full scale that allows time to reduce the gain before the clip actually
occurs. In addition, because input signals can have significant
slew rates, latency of this function is of major concern. Highly
pipelined converters can have significant latency. A good compro-
mise is to use the output bits from the first stage of the ADC for
this function. Latency for these output bits is very low, and overall
resolution is not highly significant. Peak input signals are typically
between full scale and 6 dB to 10 dB below full scale. A 3-bit or
4-bit output provides adequate range and resolution for this
function.
Using the SPI port, the user can provide a threshold above which
an overrange output is active. As long as the signal is below that
threshold, the output should remain low. The fast detect outputs
can also be programmed via the SPI port so that one of the pins
functions as a traditional overrange pin for customers who
currently use this feature. In this mode, all 14 bits of the converter
are examined in the traditional manner, and the output is high
for the condition normally defined as overflow. In either mode,
the magnitude of the data is considered in the calculation of the
condition (but the sign of the data is not considered). The threshold
detection responds identically to positive and negative signals
outside the desired range (magnitude).
FAST DETECT OVERVIEW
The AD6655 contains circuitry to facilitate fast overrange
detection, allowing very flexible external gain control imple-
mentations. Each ADC has four fast detect (FD) output pins
that are used to output information about the current state of
the ADC input level. The function of these pins is programmable
via the fast detect mode select bits and the fast detect enable bit
in Register 0x104, allowing range information to be output from
several points in the internal data path. These output pins can
also be set up to indicate the presence of overrange or underrange
conditions, according to programmable threshold levels. Table 21
shows the six configurations available for the fast detect pins.
Rev. 0 | Page 41 of 84
Table 21. Fast Detect Mode Select Bits Settings
Fast Detect
Mode Select bits
(Register 0x104[3:1])
000
001
Information Presented on
Fast Detect (FD) Pins of Each ADC
1, 2
FD[3]
FD[2]
ADC fast magnitude (see Table 22)
ADC fast magnitude
(see Table 23)
ADC fast
magnitude
(see Table 24)
ADC fast
magnitude
(see Table 24)
OR
C_UT
OR
F_UT
FD[1]
FD[0]
OR
010
OR
F_LT
011
C_UT
F_LT
100
101
1
The fast detect pins are FD0A/FD0B to FD3A/FD3B for the CMOS mode
configuration and FD0+/FD0 to FD3+/FD3 for the LVDS mode
configuration.
2
See the ADC Overrange (OR) and Gain Switching sections for more
information about OR, C_UT, F_UT, F_LT, IG, and DG.
F_UT
IG
F_LT
DG
ADC FAST MAGNITUDE
When the fast detect output pins are configured to output the
ADC fast magnitude (that is, when the fast detect mode select
bits are set to 0b000), the information presented is the ADC
level from an early converter stage with a latency of only two
clock cycles in CMOS output modes. In LVDS output mode,
the fast detect bits have a latency of six cycles in all fast detect
modes. Using the fast detect output pins in this configuration
provides the earliest possible level indication information. Because
this information is provided early in the datapath, there is signifi-
cant uncertainty in the level indicated. The nominal levels, along
with the uncertainty indicated by the ADC fast magnitude, are
shown in Table 22. Because the DCO is at one-half the sample
rate, the user can obtain all the fast detect information by sampling
the fast detect outputs on both the rising and falling edge of
DCO (see Figure 2 for timing information).
Table 22. ADC Fast Magnitude Nomimal Levels
with Fast Detect Mode Select Bits = 000
ADC Fast
Magitude on
FD[3:0] Pins
Below FS (dB)
0000
<24
0001
24 to 14.5
0010
14.5 to 10
0011
10 to 7
0100
7 to 5
0101
5 to 3.25
0110
3.25 to 1.8
0111
1.8 to 0.56
1000
0.56 to 0
Nominal Input
Magnitude
Nominal Input
Magnitude
Uncertainty (dB)
Minimum to 18.07
30.14 to 12.04
18.07 to 8.52
12.04 to 6.02
8.52 to 4.08
6.02 to 2.5
4.08 to 1.16
2.5 to FS
1.16 to 0
相關(guān)PDF資料
PDF描述
AD6655-150EBZ1 IF Diversity Receiver
AD6655BCPZ-1051 IF Diversity Receiver
AD6655BCPZ-1501 IF Diversity Receiver
AD6655BCPZ-801 IF Diversity Receiver
AD667JN Microprocessor-Compatible 12-Bit D/A Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6655-150EBZ 功能描述:BOARD EVAL FOR 150MSPS AD6655 RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796
AD6655-150EBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver
AD6655ABCPZ-105 功能描述:IC IF RCVR 14BIT 105MSPS 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:*
AD6655ABCPZ-125 功能描述:IC IF RCVR 14BIT 125MSPS 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:*
AD6655ABCPZ-150 功能描述:IC IF RCVR 14BIT 150MSPS 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:*
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*