- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄6027 > AD708AQ (Analog Devices Inc)IC OPAMP GP DUAL PREC 8CDIP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD708AQ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 3/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP GP DUAL PREC 8CDIP |
| 標(biāo)準(zhǔn)包裝： | 48 |
| 放大器類(lèi)型： | 通用 |
| 電路數(shù)： | 2 |
| 轉(zhuǎn)換速率： | 0.3 V/µs |
| -3db帶寬： | 900kHz |
| 電流 - 輸入偏壓： | 1nA |
| 電壓 - 輸入偏移： | 30µV |
| 電流 - 電源： | 4.5mA |
| 電壓 - 電源，單路/雙路(±)： | 6 V ~ 36 V，±3 V ~ 18 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 通孔 |
| 封裝/外殼： | 8-CDIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 8-CERDIP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 766 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD708
Rev. C | Page 11 of 16
OPERATION WITH A GAIN OF 100
To show the outstanding dc precision of the AD708 in a real
application, Table 3 shows an error budget calculation for a gain
of 100. This configuration is shown in Figure 28.
Table 3.
Error Sources
Maximum Error Contribution
AV = 100 (S Grade)
(Full Scale: VOUT = 10 V, VIN = 100 mV)
VOS
30 μV/100 mV
= 300 ppm
IOS
(100 kΩ)(1 nA)/10 V
= 10 ppm
Gain (2 kΩ Load)
10 V/(5 × 106)/100 mV
= 20 ppm
Noise
0.35 mV/100 mV
= 4 ppm
VOS Drift
(0.3 mV/°C)/100 mV
= 3 ppm/°C
Total Unadjusted
Error
@ 25°C
= 334 ppm > 11 bits
55°C to +125°C
= 634 ppm > 10 bits
With Offset
Calibrated Out
@ 25°C
= 34 ppm > 14 bits
55°C to +125°C
= 334 ppm > 11 bits
1/2
AD708
VOUT
VIN
+
–
100k
1k
2
3
7
4
6
0.1F
+VS
–VS
0
578
9-
0
28
Figure 28. Gain of 100 Configuration
This error budget assumes no error in the resistor ratio and no
error from power supply variation (the 120 dB minimum PSRR
of the AD708S makes this a good assumption). The external
resistors can cause gain error from mismatch and drift over
temperature.
HIGH PRECISION PROGRAMMABLE GAIN
AMPLIFIER
The three op amp programmable gain amplifier shown in
Figure 29 takes advantage of the outstanding matching
characteristics of the AD708 to achieve high dc precision.
0
578
9-
02
9
S1
S2
A0
A1
S3
S4
S8
S7
+VS
–VS
S6
S5
AD7502
OUT
1–4
OUT
5–8
1/2
AD708
VINA
1/2
AD708
VINB
10k
26.
1
100
10k
26.
1
1k
10k
26.
1
10k
AD707
10k
9.9k
RA
9.9k
RB
Figure 29. Precision PGA
The gains of the circuit are controlled by the select lines, A0 and
A1, of the AD7502 multiplexer, and are 1, 10, 100, and 1000 in
this design.
The input stage attains very high dc precision due to the 30 μV
maximum offset voltage match of the AD708S and the 1 nA
maximum input bias current match. The accuracy is main-
tained over temperature because of the ultralow drift
performance of the AD708.
To achieve 0.1% gain accuracy, along with high common-mode
rejection, the circuit should be trimmed.
To maximize common-mode rejection
1.
Set the select lines for gain = 1 and ground VINB.
2.
Apply a precision dc voltage to VINA and trim RA until
VO = VINA to the required precision.
3.
Connect VINB to VINA and apply an input voltage equal to
the full-scale common mode expected.
4.
Trim RB until V
B
O
= 0 V.
To minimize gain errors
1.
Select gain = 10 with the control lines and apply a
differential input voltage.
2.
Adjust the 100 Ω potentiometer to VO = 10 VIN
(adjust VIN magnitude as necessary).
3.
Repeat Step 1 and Step 2 for gain = 100 and gain = 1000,
adjusting the 1 kΩ and 10 kΩ potentiometers, respectively.
The design shown in Figure 29 should allow for 0.1% gain
accuracy and 0.1 μV/V common-mode rejection when ±1%
resistors and ±5% potentiometers are used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8643ACPZ-R2 | IC OPAMP JFET R-R 3.5MHZ 16LFCSP |
| OP484FPZ | IC OPAMP GP R-R 4.25MHZ LN 14DIP |
| 0791081059 | CONN RCPT 2MM GOLD DL 20CKT |
| 0791081061 | CONN RCPT 2MM GOLD DL 24CKT |
| 0791081014 | CONN RCPT 2MM GOLD DL 30CKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD708BH | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Ultralow Offset Voltage Dual Op Amp |
| AD708BQ | 功能描述:IC OPAMP GP DUAL PREC 8CDIP RoHS:否 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類(lèi)型:通用 電路數(shù):4 輸出類(lèi)型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源，單路/雙路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱(chēng):LM324ADTBR2G-NDLM324ADTBR2GOSTR |
| AD708JGRADECHIPS | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Ultralow Offset Voltage Dual Op Amp |
| AD708JH | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Voltage-Feedback Operational Amplifier |
| AD708JN | 制造商:Analog Devices 功能描述:OP Amp Dual GP ±18V 8-Pin PDIP N 制造商:Analog Devices 功能描述:6V to 36V 2 0.9MHz IyAv 8PDIP Tube 制造商:Analog Devices 功能描述:OP AMP DUAL LOW OFFSET DIP8 708 制造商:Analog Devices Inc. 功能描述:Ultralow Offset Voltage Dual Op Amp |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。