參數(shù)資料
型號: AD7243ANZ
廠商: Analog Devices Inc
文件頁數(shù): 9/12頁
文件大小: 0K
描述: IC SRL DAC 12BIT LC2MOS 16-DIP
產(chǎn)品培訓模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 25
系列: DACPORT®
設置時間: 10µs
位數(shù): 12
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 雙 ±
功率耗散(最大): 100mW
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 16-DIP(0.300",7.62mm)
供應商設備封裝: 16-PDIP
包裝: 管件
輸出數(shù)目和類型: 1 電壓,單極;1 電壓,雙極
采樣率(每秒): 300k
產(chǎn)品目錄頁面: 784 (CN2011-ZH PDF)
AD7243
–6–
REV. A
0 V, to allow full sink capability of 2.5 mA over the entire
output range and to eliminate the effects of negative offsets on
the transfer characteristic (outlined previously). A plot of the
output sink capability of the amplifier is shown in Figure 5.
3
2
1
0
2
4
68
10
OUTPUT VOLTAGE – Volts
V
= –15V
SS
V
= 0V
SS
I
mA
SINK
Figure 5. Amplifier Sink Current
DIGITAL INTERFACE
The AD7243 contains an input serial to parallel shift register
and a DAC latch. A simplified diagram of the input loading
DAC LATCH (12 BITS)
INPUT SHIFT REGISTER (16 BITS)
GATING
SIGNAL
GATED
SCLK
SDO
RESET
EN
÷16
COUNTER/
DECODER
AUTO – UPDATE
CIRCUITRY
DCEN
SYNC
SCLK
SDIN
LDAC
CLR
Figure 6. Simplified Loading Structure
SCLK
DB11
MSB
DB14
*
DB13
*
DB12
*
DB0
LSB
* = DON'T CARE
t
1
t
2
t
3
t
4
t
5
SDIN
SYNC
LDAC
CLR
DB15
*
t
6
t
7
t
8
t
9
Figure 7. Timing Diagram (Standalone Mode)
circuitry is shown in Figure 6. Serial data on the SDIN input is
loaded to the input register under control of DCEN,
SYNC and
SCLK. When a complete word is held in the shift register, it
may then be loaded into the DAC latch under control of
LDAC. Only the data in the DAC latch determines the analog
output on the AD7243.
The DCEN (daisy-chain enable) input is used to select either a
standalone mode or a daisy-chain mode. The loading format is
slightly different depending on which mode is selected.
Serial Data Loading Format (Standalone Mode)
With DCEN at Logic 0 the standalone mode is selected. In this
mode a low
SYNC input provides the frame synchronization
signal which tells the AD7243 that valid serial data on the SDIN
input will be available for the next 16 falling edges of SCLK. An
internal counter/decoder circuit provides a low gating signal so
that only 16 data bits are clocked into the input shift register.
After 16 SCLK pulses the internal gating signal goes inactive
(high) thus locking out any further clock pulses. Therefore, ei-
ther a continuous clock or a burst clock source may be used to
clock in the data.
The
SYNC input should be taken high after the complete 16-bit
word is loaded in.
相關PDF資料
PDF描述
AD7243AN IC SRL DAC 12BIT LC2MOS 16-DIP
VE-2WW-MW-B1 CONVERTER MOD DC/DC 5.5V 100W
AD7545AKP IC DAC 12BIT W/BUFF MULT 20-PLCC
VE-2WV-MW-B1 CONVERTER MOD DC/DC 5.8V 100W
AD7545ABQ IC DAC 12BIT W/BUFF MULT 20-CDIP
相關代理商/技術參數(shù)
參數(shù)描述
AD7243AQ 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD7243AR 功能描述:IC SRL DAC 12BIT LC2MOS 16-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD7243AR-REEL 功能描述:IC DAC 12BIT W/AMP W/REF 16-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD7243ARZ 功能描述:IC DAC 12BIT W/AMP W/REF 16-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD7243ARZ 制造商:Analog Devices 功能描述:IC, DAC, 12BIT, 300KSPS, SOIC-16