- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373895 > AD7244 (Analog Devices, Inc.) LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs PDF資料下載
參數(shù)資料
| 型號： | AD7244 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs |
| 中文描述： | LC2MOS雙，完整，12-Bit/14-Bit串行數(shù)模轉(zhuǎn)換器 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 319K |
| 代理商： | AD7244 |
AD7242/AD7244
REV. A
–8–
TIMING AND CONTROL
Communication with the AD7242/AD7244 is via six serial logic
inputs. These consist of separate serial clocks, word framing and
data lines for each DAC. DAC updating is controlled by two
digital inputs:
LDACA
for updating V
OUTA
and
LDACB
for
updating V
OUTB
. These inputs can be asserted independently of
the microprocessor by an external timer when precise updating
intervals are required. Alternatively, the
LDACA
and
LDACB
inputs can be driven from a decoded address bus allowing the
microprocessor control over DAC updating as well as data
communication to the AD7242/AD7244 input latches.
The AD7242/AD7244 contains two latches per DAC, an input
latch and a DAC latch. Data must be loaded to the input latch
under the control of TCLKA,
TFSA
and DTA for input Latch
A and TCLKB,
TFSB
and DTB for input Latch B. Data is then
transferred from input Latch A to DAC Latch A under the control
of the
LDACA
signal, while
LDACB
controls the loading of DAC
Latch B from input Latch B. Only the data held in the DAC
latches determines the analog outputs of the AD7242/AD7244.
Data is loaded to the input latches under control of the respec-
tive TCLK,
TFS
and DT signals. The AD7242/AD7244
expects a 16-bit stream of serial data on its DT inputs. Data
must be valid on the falling edge of TCLK. The
TFS
input
provides the frame synchronization signal that tells the AD7242/
AD7244 that valid serial data will be available on the DT input
for the next 16 falling edges of TCLK. Figure 6 shows the
timing diagram for operation of either of the two serial input
ports on the part.
Although 16 bits of data are clocked into the input latch, only
12 bits are transferred into the DAC latch for the AD7242 and
14 bits are transferred for the AD7244. Therefore, 4 bits in the
AD7242 data stream and 2 bits in the AD7244 data stream are
don’t cares since their value does not affect the DAC latch data.
The bit positions are the don’t cares followed by the DAC data
starting with the MSB (see Figure 6).
The respective
LDAC
signals control the transfer of data to the
respective DAC latches. Normally, data is loaded to the DAC
latch on the falling edge of
LDAC
. However, if
LDAC
is held
low, serial data is loaded to the DAC latch on the sixteenth
falling edge of TCLK. If
LDAC
goes low during the loading of
serial data to the input latch, no DAC latch update takes place
on the falling edge of
LDAC
. If
LDAC
stays low until the serial
transfer is completed, then the update takes place on the sixteenth
falling edge of TCLK. If
LDAC
returns high before the serial
data transfer is completed, no DAC latch update takes place.
If seventeen or more TCLK edges occur while
TFS
is low, the
seventeenth (and beyond) clock edges are ignored, i.e., no
further data is clocked into the input latch after the sixteenth
TCLK edge following a falling edge on
TFS
.
Figure 6. AD7242/AD7244 Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7244AQ | LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs |
| AD7242JN | LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs |
| AD7243 | LC2MOS 12-Bit Serial DACPORT |
| AD7243AN | LC2MOS 12-Bit Serial DACPORT |
| AD7243AQ | LC2MOS 12-Bit Serial DACPORT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7244AQ | 功能描述:IC DAC 14BIT SRL W/REF 24-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD7244JN | 功能描述:IC DAC 14BIT SRL W/REF 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD7244JNZ | 功能描述:IC DAC 14BIT SERIAL W/REF 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD7244JR | 功能描述:IC DAC 14BIT LC2MOS DUAL 28SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD7244JR-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。