- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8613 > AD7245JPZ-REEL (Analog Devices Inc)IC DAC 12BIT LC2MOS 28-PLCC PDF資料下載
參數(shù)資料
| 型號： | AD7245JPZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT LC2MOS 28-PLCC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 系列： | DACPORT® |
| 設(shè)置時間： | 7µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 210mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 28-PLCC（11.51x11.51） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | * |
AD7245A/AD7248A
REV. B
–14–
68008
AS
R/
W
D0–D7
ADDRESS
DECODE
ADDRESS BUS
*LINEAR CIRCUITRY OMITTED FOR CLARITY
DATA BUS
AD7248A*
CSLSB
LDAC
WR
DB0–DB7
DTACK
CSMSB
A0–A19
Figure 16. AD7248A to 68008 Interface
An interface circuit for connections to the 6502 or 6809 micro-
processors is shown in Figure 17. Once again, the AD7248A is
memory mapped and data is right justified. The procedure for
writing data to the AD7248A is as outlined for the 8085A/8088.
For the 6502 microprocessor the
φ2 clock is used to generate
the
WR, while for the 6809 the E signal is used.
6502/6809
R/
W
2 OR E
D0–D7
ADDRESS
DECODE
ADDRESS BUS
*LINEAR CIRCUITRY OMITTED FOR CLARITY.
DATA BUS
AD7248A*
CSLSB
LDAC
WR
DB0–DB7
CSMSB
A0–A15
EN
Figure 17. AD7248A to 6502/6809 Interface
Figure 18 shows a connection diagram between the AD7248A
and the 8051 microprocessor. The AD7248A is port mapped in
this interface and is configured in the automatic transfer mode.
Data to be loaded to the input latch low byte is output to Port 1.
Output Line P3.0, which is connected to
CSLSB of the AD7248A,
is pulsed to load data into the low byte of the input latch. Puls-
ing the P3.1 line, after the high byte data has been set up on
Port 1, updates the output of the AD7248A. The
WR input of the
AD7248A can be hardwired low in this application because
spurious address strobes on
CSLSB and CSMSB do not occur.
P3.0
P3.1
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
8051
CSLSB
CSMSB
LDAC
WR
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
AD7248A*
*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 18. AD7248A to MCS-51 Interface
A connection diagram for the interface between the AD7248A
and 68008 microprocessor is shown in Figure 16. Once again
the AD7248A acts as a memory mapped device and data is right
justified. In this case the AD7248A is configured in the auto-
matic transfer mode which means that the high byte of the input
latch has the same address as the DAC latch. Data is written to
the AD7248A by first writing data to the AD7248A low byte.
Writing data to the high byte of the input latch also transfers the
input latch contents to the DAC latch and updates the output.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J5B-MW-S | CONVERTER MOD DC/DC 95V 100W |
| VE-B6W-MX-S | CONVERTER MOD DC/DC 5.5V 75W |
| VE-B6V-MX-S | CONVERTER MOD DC/DC 5.8V 75W |
| VE-B6R-MX-S | CONVERTER MOD DC/DC 7.5V 75W |
| VE-B6M-MX-S | CONVERTER MOD DC/DC 10V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7245SE | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS 12-Bit DACPORT |
| AD7245SE/883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
| AD7245SQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS 12-Bit DACPORT |
| AD7245SQ/883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
| AD7247 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS DUAL 12-BIT DACPORT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。