- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10362 > AD7277AUJZ-RL7 (Analog Devices Inc)IC ADC 10BIT 3MSPS 6TSOT PDF資料下載
參數(shù)資料
| 型號： | AD7277AUJZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT 3MSPS 6TSOT |
| 標(biāo)準包裝： | 3,000 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 3M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 19.8mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-6 細型，TSOT-23-6 |
| 供應(yīng)商設(shè)備封裝： | TSOT-23-6 |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD7276/AD7277/AD7278
Rev. C | Page 22 of 28
SERIAL INTERFACE
for serial interfacing to the AD7276, AD7277, and AD7278. The
serial clock provides the conversion clock and controls the transfer
of information from the AD7276/AD7277/AD7278 during
conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode
and takes the bus out of three-state. The analog input is sampled
and the conversion is initiated at this point.
For the AD7276, the conversion requires completing 14 SCLK
cycles. Once 13 SCLK falling edges have elapsed, the track-and-
hold goes back into track mode on the next SCLK rising edge,
as shown in Figure 31 at Point B. If the rising edge of CS occurs
before 14 SCLKs have elapsed, the conversion is terminated and
the SDATA line goes back into three-state. If 16 SCLKs are
considered in the cycle, the last two bits are zeros and SDATA
returns to three-state on the 16th SCLK falling edge, as shown in
.
For the AD7277, the conversion requires completing 12 SCLK
cycles. Once 11 SCLK falling edges elapse, the track-and-hold
goes back into track mode on the next SCLK rising edge, as
shown in Figure 33 at Point B. If the rising edge of CS occurs
before 12 SCLKs elapse, the conversion is terminated and the
SDATA line goes back into three-state. If 16 SCLKs are considered
in the cycle, the AD7277 clocks out four trailing zeros for the
last four bits and SDATA returns to three-state on the 16th SCLK
falling edge, as shown in
.
For the AD7278, the conversion requires completing 10 SCLK
cycles. Once 9 SCLK falling edges elapse, the track-and-hold
goes back into track mode on the next rising edge. If the rising
edge of CS occurs before 10 SCLKs elapse, the part enters power-
down mode.
If 16 SCLKs are considered in the cycle, then the AD7278 clocks
out six trailing zeros for the last six bits and SDATA returns to
If the user considers a 14 SCLK cycle serial interface for the
AD7276/AD7277/AD7278, then CS must be brought high after
the 14th SCLK falling edge. Then the last two trailing zeros are
ignored, and SDATA goes back into three-state. In this case, the
3 MSPS throughput can be achieved by using a 48 MHz clock
frequency.
CS going low clocks out the first leading zero to be read by the
microcontroller or DSP. The remaining data is then clocked out
by subsequent SCLK falling edges, beginning with the second
leading zero. Therefore, the first falling clock edge on the serial
clock provides the first leading zero and clocks out the second
leading zero. The final bit in the data transfer is valid on the 16th
falling edge, because it is clocked out on the previous (15th)
falling edge.
In applications with a slower SCLK, it is possible to read data on
each SCLK rising edge. In such cases, the first falling edge of SCLK
clocks out the second leading zero and can be read on the first
rising edge. However, the first leading zero clocked out when
CS goes low is missed if read within the first falling edge. The
15th falling edge of SCLK clocks out the last bit and can be read
on the 15th rising SCLK edge.
If CS goes low just after one SCLK falling edge elapses, then CS
clocks out the first leading zero and can be read on the SCLK
rising edge. The next SCLK falling edge clocks out the second
leading zero and can be read on the following rising edge.
04
90
3-
0
99
tQUIET
tCONVERT
1/THROUGHPUT
CS
15
13
t4
23
4
t5
t3
t2
t6
t7
t9
14
B
t1
SCLK
SDATA
THREE-STATE
THREE-
STATE
2 LEADING
ZEROS
ZZERO
DB11
DB10
DB9
DB1
DB0
Figure 31. AD7276 Serial Interface Timing Diagram 14 SCLK Cycle
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B62-IV-F1 | CONVERTER MOD DC/DC 15V 150W |
| MS27484T22B55SLC | CONN HSG PLUG 55POS STRGHT SCKT |
| MS27468T21B41SLC | CONN HSG RCPT 41POS JAMNUT SCKT |
| AD7478AARM | IC ADC 8BIT 2.35V 1MSPS 8-MSOP |
| D38999/24WC8SNLC | CONN HSG RCPT 8POS JAM NUT SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7277BRM | 制造商:AD 制造商全稱:Analog Devices 功能描述:3MSPS,12-/10-/8-Bit ADCs in 6-Lead TSOT |
| AD7277BRMZ | 功能描述:IC ADC 10BIT 3MSPS HS LP 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7277BRMZ-REEL | 功能描述:IC ADC 10BIT 3MSPS HS LP 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7277BUJ-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:3MSPS,12-/10-/8-Bit ADCs in 6-Lead TSOT |
| AD7277BUJZ-500RL7 | 功能描述:IC ADC 10BIT 3MSPS TSOT23-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。