- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10344 > AD7466BRMZ-REEL7 (Analog Devices Inc)IC ADC 12BIT 1.6V LP 8-MSOP PDF資料下載
參數(shù)資料
| 型號： | AD7466BRMZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 1.6V LP 8-MSOP |
| 設(shè)計資源： | Software Calibrated, 50 MHz to 9 GHz, RF Power Measurement System (CN0178) |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 900µW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-MSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
| 配用： | EVAL-AD7466CBZ-ND - BOARD EVALUATION FOR AD7466 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD7466/AD7467/AD7468
Rev. C | Page 10 of 28
TIMING EXAMPLES
the Timing Specifications section.
Timing Example 1
100 kSPS gives a cycle time of tCONVERT + t8 + tQUIET = 10 μs.
Assuming VDD = 1.8 V, tCONVERT = t2 + 15(1/fSCLK) = 55 ns +
4.41 μs = 4.46 μs, and t8 = 60 ns maximum, then tQUIET = 5.48 μs,
which satisfies the requirement of 10 ns for tQUIET. The part is
fully powered up and the signal is fully acquired at Point A.
This means that the acquisition/power-up time is t2 + 2(1/fSCLK)
= 55 ns + 588 ns = 643 ns, satisfying the maximum requirement
of 640 ns for the power-up time.
Timing Example 2
The AD7466 can also operate with slower clock frequencies.
and a throughput of 50 kSPS gives a cycle time of tCONVERT + t8 +
tQUIET = 20 μs. With tCONVERT = t2 + 15(1/fSCLK) = 55 ns + 7.5 μs =
7.55 μs, and t8 = 60 ns maximum, this leaves tQUIET to be 12.39
μs, which satisfies the requirement of 10 ns for tQUIET. The part is
fully powered up and the signal is fully acquired at Point A,
which means the acquisition/power-up time is t2 + 2(1/fSCLK) =
55 ns + 1 μs = 1.05 μs, satisfying the maximum requirement of
640 ns for the power-up time. In this example and with other
slower clock values, the part is fully powered up and the signal
already acquired before the third SCLK falling edge; however,
the track-and-hold does not go into hold mode until that point.
In this example, the part can be powered up and the signal can
be fully acquired at approximately Point B in Figure 3.
SCLK
t2
tCONVERT
B
A
t8
tQUIET
1/THROUGHPUT
AUTOMATIC
POWER-DOWN
TRACK-AND-HOLD IN HOLD
TRACK-AND-HOLD
IN TRACK
ACQUISITION TIME
POINT A: THE PART IF FULLY POWERED UP WITH VIN FULLY ACQUIRED.
1
2
3
CS
4
5
13
14
15
16
02643-004
Figure 3. AD7466 Serial Interface Timing Diagram Example
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2302IDD#PBF | IC ADC 12BIT 1CH 500KSPS 10-DFN |
| LTC2305IDE#PBF | IC ADC 12-BIT 2CHN 12-DFN |
| MS27467E15F97B | CONN HSG PLUG 12POS STRGHT SCKT |
| D38999/20FA98SBLC | CONN HSG RCPT 3POS WALL MT SCKT |
| LTC2306IDD#PBF | IC ADC 12BIT 2CH 500KSPS 10-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7466BRT | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 |
| AD7466BRT-R | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 V, Micropower 12-/10-/8-Bit ADCs |
| AD7466BRT-R2 | 功能描述:IC ADC 12BIT 1.6V LP SOT23-6 RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7466BRT-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 6-Pin SOT-23 T/R |
| AD7466BRT-REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 V, Micropower 12-/10-/8-Bit ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。