參數(shù)資料
型號： AD7466BRMZ
廠商： Analog Devices Inc
文件頁數(shù)： 16/29頁
文件大?。?/td> 0K
描述： IC ADC 12BIT 1.6V LP 8-MSOP
產品培訓模塊： Choosing and Using RF Detectors
設計資源： Software Calibrated, 50 MHz to 9 GHz, RF Power Measurement System (CN0178)
標準包裝： 50
位數(shù)： 12
采樣率（每秒）： 200k
數(shù)據接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉換器數(shù)目： 1
功率耗散（最大）： 900µW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 8-TSSOP，8-MSOP（0.118"，3.00mm 寬）
供應商設備封裝： 8-MSOP
包裝： 管件
輸入數(shù)目和類型： 1 個單端，單極
產品目錄頁面： 777 (CN2011-ZH PDF)
配用： EVAL-AD7466CBZ-ND - BOARD EVALUATION FOR AD7466
AD7466/AD7467/AD7468
Rev. C | Page 22 of 28
SERIAL INTERFACE
Figure 29, Figure 30, and Figure 31 show the timing diagrams
for serial interfacing to the AD7466/AD7467/AD7468. The
serial clock provides the conversion clock and controls the
transfer of information from the ADC during a conversion.
The part begins to power up on the CS falling edge. The falling
edge of CS puts the track-and-hold into track mode and takes
the bus out of three-state. The conversion is also initiated at this
point. On the third SCLK falling edge after the CS falling edge,
the part should be powered up fully at Point B, as shown in
Figure 29, and the track-and-hold returns to hold.
For the AD7466, the SDATA line goes back into three-state and
the part enters power-down on the 16th SCLK falling edge. If
the rising edge of CS occurs before 16 SCLKs elapse, the
conversion terminates, the SDATA line goes back into three-
state, and the part enters power-down; otherwise SDATA
returns to three-state on the 16th SCLK falling edge, as shown
in Figure 29. Sixteen serial clock cycles are required to perform
the conversion process and to access data from the AD7466.
For the AD7467, the 14th SCLK falling edge causes the SDATA
line to go back into three-state, and the part enters power-down.
If the rising edge of CS occurs before 14 SCLKs elapse, the con-
version terminates, the SDATA line goes back into three-state,
and the AD7467 enters power-down; otherwise SDATA returns
to three-state on the 14th SCLK falling edge, as shown in Figure 30.
Fourteen serial clock cycles are required to perform the
conversion process and to access data from the AD7467.
For the AD7468, the 12th SCLK falling edge causes the SDATA
line to go back into three-state, and the part enters power-
down. If the rising edge of CS occurs before 12 SCLKs elapse,
the conversion terminates, the SDATA line goes back into three-
state, and the AD7468 enters power-down; otherwise SDATA
returns to three-state on the 12th SCLK falling edge, as shown
in Figure 31. Twelve serial clock cycles are required to perform
the conversion process and to access data from the AD7468.
CS going low provides the first leading zero to be read in by the
microcontroller or DSP. The remaining data is then clocked out
by subsequent SCLK falling edges, beginning with the second
leading zero; thus, the first clock falling edge on the serial clock
has the first leading zero provided and also clocks out the
second leading zero. For the AD7466, the final bit in the data
transfer is valid on the 16th SCLK falling edge, having been
clocked out on the previous (15th) SCLK falling edge.
In applications with a slow SCLK, it is possible to read in data
on each SCLK rising edge. In such a case, the first falling edge
of SCLK after the CS falling edge clocks out the second leading
zero and can be read in the following rising edge. If the first
SCLK edge after the CS falling edge is a falling edge, the first
leading zero that was clocked out when CS went low is missed,
unless it is not read on the first SCLK falling edge. The 15th
falling edge of SCLK clocks out the last bit, and it can be read in
the following rising SCLK edge.
If the first SCLK edge after the CS falling edge is a rising edge, CS
clocks out the first leading zero, and it can be read on the SCLK
rising edge. The next SCLK falling edge clocks out the second
leading zero, and it can be read on the following rising edge.
SCLK
t2
t3
t4
t7
t5
t8
tCONVERT
tQUIET
DB11
DB10
DB2
DB1
DB0
B
4 LEADING ZEROS
13
14
15
16
t1
THREE-STATE
SDATA
CS
5
4
3
2
1
02643-030
t6
12 BITS OF DATA
0
Figure 29. AD7466 Serial Interface Timing Diagram
tQUIET
t1
SCLK
SDATA
4 LEADING ZEROS
THREE-STATE
10 BITS OF DATA
B
12
3
4
5
13
14
DB9
DB8
DB0
t2
t3
t4
t7
t5
t8
t6
tCONVERT
02643-031
CS
0
Figure 30. AD7467 Serial Interface Timing Diagram
相關PDF資料
PDF描述
LT1394IS8#TR IC COMPARATOR 7NS LOW PWR 8SOIC
LT1394CMS8#TRPBF IC COMPARATOR 7NS LOW PWR 8MSOP
LT1394CMS8#TR IC COMPARATOR 7NS LOW PWR 8MSOP
VE-2NR-MY-B1 CONVERTER MOD DC/DC 7.5V 50W
VI-BWJ-MY-B1 CONVERTER MOD DC/DC 36V 50W
相關代理商/技術參數(shù)
參數(shù)描述
AD7466BRMZ-REEL 功能描述:IC ADC 12BIT 1.6V LP 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據接口:MICROWIRE?，串行，SPI? 轉換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7466BRMZ-REEL7 功能描述:IC ADC 12BIT 1.6V LP 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據接口:MICROWIRE?，串行，SPI? 轉換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7466BRT 制造商:AD 制造商全稱:Analog Devices 功能描述:1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23
AD7466BRT-R 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 V, Micropower 12-/10-/8-Bit ADCs
AD7466BRT-R2 功能描述:IC ADC 12BIT 1.6V LP SOT23-6 RoHS:否 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據接口:- 轉換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*